SPI WRAPPER VERIFICATION

Under the supervision of Eng. Kareem Waseem

Prepared By: Hazem Mohamed Ahmed Elsheshtawy Saeed Maher Saeed Sameh Mohammed Sameh



Table of Contents

/	erification Plan5	5
J	VM Testbench Structure5	5
)	art 1: UVM Environment for SPI-Slave6	6
	SPI Slave Interface	6
	SPI Slave with Assertions	6
	SPI Slave Golden Model	2
	SPI Shared Package	5
	SPI Slave Sequence Item	5
	SPI Slave Reset Sequence	7
	SPI Slave Main Sequence	8
	SPI Slave Sequencer	9
	SPI Slave Configuration Object	9
	SPI Slave Driver	0
	SPI Slave Monitor	1
	SPI Slave Agent	2
	SPI Slave Scoreboard	3
	SPI Slave Coverage Collector	5
	SPI Slave Environment	7
	SPI Slave Test	8
	SPI Slave Top Module	9
	SRC File	0
	Do File	1
	Coverage Report	1
	Bug Report	6
	QuestaSim Snippets	7
	Waveform Snippet	
	Transcript Snippet	
	Code Coverage Spinnets 49	

	Functional Coverage Snippets	. 49
	Sequential Domain Coverage (Assertion Coverage) Snippets	. 49
	Assertions' Table	. 50
Pā	art 2: UVM Environment for Single-Port RAM	. 51
	RAM Interface	. 51
	RAM Assertions' File	. 52
	RAM DUT	. 53
	RAM Golden Model	. 54
	RAM Shared Package	. 55
	RAM Sequence Item	. 55
	RAM Reset Sequence	. 57
	RAM Write Only Sequence	. 58
	RAM Read Only Sequence	. 59
	RAM Write Read Sequence	. 59
	RAM Sequencer	. 60
	RAM Configuration Object	. 61
	RAM Driver	. 61
	RAM Monitor	. 62
	RAM Agent	. 63
	RAM Scoreboard	. 65
	RAM Coverage Collector	. 66
	RAM Environment	. 68
	RAM Test	. 69
	RAM Top Module	. 71
	SRC file	. 72
	Do File	. 72
	Coverage Report	. 73
	Bug Report	. 79
	QuestaSim Snippets	. 79


	Waveform Snippet	. 79
	Transcript Snippet	. 80
	Code Coverage Report Snippets	. 80
	Functional Coverage Report Snippets	. 81
	Sequential Domain Coverage (Assertion Coverage) Snippets	. 81
	Assertions' Table	. 82
P	art 3: UVM Environment for SPI Wrapper	. 83
	SPI Wrapper	. 83
	SPI Wrapper Golden	. 83
	SPI Wrapper interface	. 83
	SPI Wrapper Assertions' File	. 84
	Shared Package	. 84
	SPI_wrapper_seq_item.sv	. 84
	SPI Wrapper Reset Sequence	. 87
	SPI Wrapper Write Only Sequence	. 88
	SPI Wrapper RO Sequence	. 88
	SPI Wrapper Write Read Sequence	. 89
	SPI Wrapper Sequencer	. 90
	SPI Wrapper Configuration Object	. 90
	SPI Wrapper Driver	. 90
	SPI Wrapper Monitor	. 91
	SPI Wrapper Agent	. 92
	SPI Wrapper Scoreboard	. 94
	SPI Wrapper Coverage Collector	. 95
	SPI Wrapper Environment	. 96
	SPI Wrapper Test	. 97
	top.sv	. 99
	SRC File	101
	Do File	102

Coverage Report	103
Code Coverage Report	103
Functional Coverage Report	127
Bug Report	140
QuestaSim Snippets	141
Waveform	141
Transcript	141
Functional Coverage	142
Sequential Domain Coverage (Assertion Coverage) Snippets	142
Assertions' Table	143

Verification Plan

Label	Design Required Description	Stimulus Generation	Functional Coverage	Functionality Check	Part
RAM Reset Test	On reset, all memory outputs must be cleared.	Directed at simulation start (rst_n=0).	reset_sva cover property in ram_sva.	Assertion confirms RAM output remains 0 under reset and Comparison between DUT and golden RAM read outputs.	1
RAM Write Test	Verify correct data storage at all valid addresses.	Randomized write operations through the UVM sequence.	Address and data bins in functional coverage.	Assertions check data integrity between written and read values and Comparison between DUT and golden RAM read outputs.	1
RAM Read Test	Ensure correct data retrieval from stored locations.	,	Cross coverage between read addresses and data values.	Comparison between DUT and golden RAM read outputs.	1
SLAVE Reset Test	When reset is asserted, all internal outputs must be inactive.	Directed at start of simulation (rst_n=0).	reset_sva cover property in slave_sva.	Assertion checks output remains inactive during reset and Comparison between DUT and golden RAM read outputs.	2
SLAVE Communication Test	During SPI communication, MISO must be stable and MOSI transitions valid.	SPI clock and chip-select patterns driven by UVM sequence.	Coverage on SS_n and MOSI transitions cross (SS_n_with_MOSI).	Assertions ensure correct timing and data validity and Comparison between DUT and golden RAM read outputs.	2
Reset Test (Wrapper)	When reset is asserted, all outputs (e.g., MISO) must remain inactive.	Directed stimulus applied at simulation start by driving rst_n = 0.	reset_check cover property in SPI_wrapper_sva.	Assertion reset_check ensures MISO is low during reset and Comparison between DUT and golden RAM read outputs.	3
MISO Stability Test (Wrapper)	MISO should remain stable during communication periods excluding read operations.		MISO_stable_check cover property in SPI_wrapper_sva.	Assertion ensures \$stable(MISO) when no read data is transmitted and Comparison between DUT and golden RAM read outputs.	3
Wrapper Integration Test	Ensure RAM and SLAVE receive same inputs as DUT wrapper.	assign statements used to replicate DUT inputs to interfaces.	, , ,	Monitors confirm input synchronization between DUT and golden models.	3

UVM Testbench Structure



Part 1: UVM Environment for SPI-Slave

SPI Slave Interface

```
interface SLAVE_interface(clk);
   input clk;

logic MOSI, rst_n, SS_n, tx_valid;
   logic [7:0] tx_data;
   logic [9:0] rx_data;
   logic rx_valid, MISO;
   logic [9:0] rx_data_golden;
   logic rx_valid_golden, MISO_golden;
endinterface
```

SPI Slave with Assertions

```
module SLAVE (MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,tx_valid);
localparam IDLE = 3'b000;
localparam WRITE = 3'b001;
localparam CHK CMD = 3'b010;
localparam READ ADD = 3'b011;
localparam READ DATA = 3'b100;
input MOSI, clk, rst_n, SS_n, tx_valid;
input [7:0] tx_data;
output reg [9:0] rx data;
output reg rx_valid, MISO;
reg [3:0] counter;
reg received_address;
reg [2:0] cs, ns;
always @(posedge clk) begin
   if (~rst_n) begin
        cs <= IDLE;</pre>
   end
    else begin
        cs <= ns;
    end
end
always @(*) begin
```

```
case (cs)
        IDLE : begin
            if (SS_n)
                ns = IDLE;
            else
                ns = CHK_CMD;
        end
        CHK_CMD : begin
            if (SS_n)
                ns = IDLE;
            else begin
                if (~MOSI)
                    ns = WRITE;
                else begin
                     if (!received_address)
                         ns = READ_ADD;
                    else
                         ns = READ_DATA;
                end
            end
        end
        WRITE : begin
            if (SS_n)
                ns = IDLE;
            else
                ns = WRITE;
        end
        READ_ADD : begin
            if (SS_n)
                ns = IDLE;
            else
                ns = READ_ADD;
        end
        READ_DATA : begin
            if (SS_n)
                ns = IDLE;
            else
                ns = READ_DATA;
        end
    endcase
end
always @(posedge clk) begin
    if (~rst_n) begin
        rx_data <= 0;</pre>
```

```
rx_valid <= 0;</pre>
    received_address <= 0;</pre>
    MISO <= 0;
end
else begin
    case (cs)
         IDLE : begin
              rx_valid <= 0;</pre>
         end
         CHK_CMD : begin
              counter <= 10;</pre>
         end
         WRITE : begin
              if (counter > 0) begin
                  rx_data[counter-1] <= MOSI;</pre>
                  counter <= counter - 1;</pre>
              end
              else begin
                  rx_valid <= 1;</pre>
              end
         end
         READ_ADD : begin
              if (counter > 0) begin
                  rx_data[counter-1] <= MOSI;</pre>
                  counter <= counter - 1;</pre>
              end
              else begin
                  rx_valid <= 1;</pre>
                  received_address <= 1;</pre>
              end
         end
         READ_DATA : begin
              if (tx_valid) begin
                  rx valid <= 0;</pre>
                  if (counter > 0) begin
                       MISO <= tx_data[counter-1];</pre>
                       counter <= counter - 1;</pre>
                  end
                  else begin
                       received_address <= 0;</pre>
                  end
              end
              else begin
                  if (counter > 0 && ~rx_valid) begin
                       rx_data[counter-1] <= MOSI;</pre>
```

```
counter <= counter - 1;</pre>
                     end
                     else begin
                         rx_valid <= 1;</pre>
                         counter <= 8;</pre>
                     end
                 end
            end
            default: rx_valid <= 0;</pre>
        endcase
end
//assertion
`ifdef SIM
property sync_reset;
    @(posedge clk)
    !rst_n |=> ((rx_data == 0) && (rx_valid == 0) && (MISO == 0));
endproperty
assert property (sync_reset);
cover property (sync_reset);
sequence write_address;
    $fell(SS_n) ##1 (MOSI==0)[*3];
endsequence
sequence write_data;
    $fell(SS_n) ##1 (MOSI==0)[*2] ##1 (MOSI==1);
endsequence
sequence read address;
    $fell(SS_n) ##1 (MOSI==1)[*2] ##1 (MOSI==0);
endsequence
sequence read_data;
    $fell(SS_n) ##1 (MOSI==1)[*3];
endsequence
sequence end_of_comm;
    rx_valid && SS_n;
endsequence
```

```
property write_address_comm;
    @(posedge clk) disable iff(!rst_n)
    write_address |-> ##10 end_of_comm;
endproperty
assert property (write_address_comm);
cover property (write_address_comm);
property write_data_comm;
    @(posedge clk) disable iff(!rst_n)
    write_data |-> ##10 end_of_comm;
endproperty
assert property (write_data_comm);
cover property (write_data_comm);
property read_address_comm;
    @(posedge clk) disable iff(!rst_n)
    read_address |-> ##10 end_of_comm;
endproperty
assert property (read_address_comm);
cover property (read_address_comm);
property read_data_comm;
    @(posedge clk) disable iff(!rst_n)
    read_data |-> ##10 rx_valid |-> ##10 SS_n;
endproperty
assert property (read_data_comm);
cover property (read_data_comm);
//last one
// 1. IDLE -> CHK_CMD
property IDLE_to_CHK_CMD;
    @(posedge clk) disable iff(!rst_n)
    (cs == IDLE) \&\&(!SS_n) \mid => (cs == CHK_CMD)
endproperty
assert property (IDLE_to_CHK_CMD);
cover property (IDLE_to_CHK_CMD);
```

```
// 2. CHK CMD -> WRITE or READ ADD or READ DATA
property CHK CMD to WRITE;
    @(posedge clk) disable iff(!rst_n)
    (cs == CHK CMD) && (!SS n) && (!MOSI) \mid=> (cs == WRITE);
endproperty
assert property (CHK CMD to WRITE);
cover property (CHK_CMD_to_WRITE);
property CHK_CMD_to_READ_ADD;
    @(posedge clk) disable iff(!rst_n)
    (cs == CHK CMD) && (!SS n) && (MOSI) && (!received address) \mid=> (cs ==
READ ADD);
endproperty
assert property (CHK_CMD_to_READ_ADD);
cover property (CHK_CMD_to_READ_ADD);
property CHK CMD to READ DATA;
    @(posedge clk) disable iff(!rst_n)
    (cs == CHK_CMD) && (!SS_n) && (MOSI) && (received_address) |=> (cs ==
READ_DATA);
endproperty
assert property (CHK_CMD_to_READ_DATA);
cover property (CHK_CMD_to_READ_DATA);
// 3. WRITE -> IDLE
property WRITE_to_IDLE;
    @(posedge clk) disable iff(!rst_n)
    (cs == WRITE) \&\& (SS n) => (cs == IDLE);
endproperty
assert property (WRITE to IDLE);
cover property (WRITE_to_IDLE);
// 4. READ ADD -> IDLE
property READ_ADD_to_IDLE;
    @(posedge clk) disable iff(!rst n)
    (cs == READ_ADD) && (SS_n) |=> (cs == IDLE);
endproperty
assert property (READ ADD to IDLE);
```

```
cover property (READ_ADD_to_IDLE);

// 5. READ_DATA -> IDLE
property READ_DATA_to_IDLE;
    @(posedge clk) disable iff(!rst_n)
    (cs == READ_DATA) && (SS_n) |=> (cs == IDLE);
endproperty

assert property (READ_DATA_to_IDLE);
cover property (READ_DATA_to_IDLE);
`endif // SIM
endmodule
```

• We put all assertion in a conditional compilation to make the design synthesizable.

SPI Slave Golden Model

```
module
SPI slave golden(MOSI,SS_n,clk,rst_n,tx_valid,tx_data,MISO,rx_valid,rx_data);
  input MOSI,SS_n,clk,rst_n,tx_valid;
  input [7:0]tx data;
  output reg MISO,rx_valid;
  output reg [9:0]rx_data;
  reg [2:0]cs,ns;
  reg address_enable;
  reg [3:0]count;
  localparam IDLE = 3'b000;
  localparam CHK CMD = 3'b010;
  localparam WRITE = 3'b001;
  localparam READ_ADD = 3'b011;
  localparam READ DATA = 3'b100;
  always @(posedge clk) begin
      if (~rst_n) begin
          cs<=IDLE;</pre>
      end
      else begin
          cs<=ns;
      end
  end
  always @(*) begin
      case(cs)
```

```
IDLE: begin
  if(~SS_n) begin
    ns=CHK_CMD;
  end
CHK_CMD: begin
  if (SS_n) begin
    ns=IDLE;
  else if (~MOSI) begin
    ns=WRITE;
  end
  else begin
    if (~address_enable) begin
        ns=READ_ADD;
    end else begin
        ns=READ_DATA;
    end
  end
end
WRITE: begin
  if(SS_n == 1) begin
    ns=IDLE;
  end
  else begin
    ns=WRITE;
  end
end
READ_ADD: begin
  if(SS_n == 1) begin
    ns=IDLE;
  end
  else begin
    ns=READ_ADD;
  end
end
READ_DATA: begin
  if(SS_n == 1) begin
    ns=IDLE;
  end
 else begin
```

```
ns=READ_DATA;
           end
         end
    endcase
end
always @(posedge clk) begin
    if (~rst_n) begin
         MISO <= 0;
         rx_data <= 0;</pre>
         rx_valid <= 0;</pre>
         count <= 0;</pre>
         address_enable <= 0;
    end
    else begin
         case (cs)
           IDLE: rx_valid <= 0;</pre>
           CHK_CMD: count <= 0;</pre>
           WRITE: begin
                if (count < 10) begin
                  rx_data[9 - count] <= MOSI;</pre>
                  count <= count + 1;</pre>
                else if (count == 10) begin
                    rx_valid <= 1;</pre>
                end
           end
           READ_ADD: begin
             if (count<10) begin
                  rx data[9 - count] <= MOSI;</pre>
                  count <= count + 1;</pre>
             end
             else if (count == 10) begin
                    rx_valid <= 1;</pre>
                    address_enable <= 1;</pre>
                    count <= count + 1;</pre>
             end
           end
           READ_DATA: begin
             if (rx_valid && ~tx_valid) begin
```

```
count <= 0;</pre>
                end
                else if (count<10 && ~tx_valid) begin
                     rx_data[9 - count] <= MOSI;</pre>
                     count <= count + 1;</pre>
                end
                else if (count == 10 && ~tx_valid) begin
                       rx_valid <= 1;</pre>
                end
                else if (tx_valid && count < 8) begin
                  address_enable <= 0;</pre>
                  rx valid <= 0;</pre>
                  MISO <= tx_data[7 - count];</pre>
                  count <= count + 1;</pre>
                end
              end
           endcase
       end
  end
endmodule
```

SPI Shared Package

```
package shared_pkg;

bit[5:0] count;
int limit;
logic [10:0] keep_arr;
bit is_read;
bit have_address_to_read;

endpackage
```

SPI Slave Sequence Item

```
package SPI_slave_seq_item_pkg;
import uvm_pkg::*;
`include "uvm_macros.svh"
import shared_pkg::*;

class SPI_slave_seq_item extends uvm_sequence_item;
`uvm_object_utils(SPI_slave_seq_item)

//inputs and output
```

```
rand logic rst_n, SS_n, tx_valid, MOSI;
rand logic [7:0] tx_data;
logic [9:0] rx_data;
rand logic [10:0] arr MOSI;
logic rx_valid,MISO;
logic rx_valid_golden,MISO_golden;
logic [9:0] rx data golden;
//constructor
function new (string name = "SPI_slave_seq_item");
    super.new(name);
endfunction
//constraints
//reset
constraint reset_rate {
    rst_n dist {0:=1,1:=99};
constraint valid MOSI command {
    arr_MOSI[10:8] inside {3'b000, 3'b001, 3'b110, 3'b111};
    if(!have_address_to_read) {(arr_MOSI[10:8] != {3'b111});}
constraint ready_to_read {
    if(count >= 15) tx_valid ==1;
    else tx_valid == 0;
function void post_randomize();
    if(count == 0) keep_arr = arr_MOSI;
    is_read = (keep_arr[10:8] == 3'b111)? 1:0;
    limit = (is read)? 23:13;
    SS_n = (count == limit)? 1:0;
    if(keep_arr[10:8] == 3'b110) have_address_to_read = 1'b1;
    if (is_read || (!rst_n)) have_address_to_read = 1'b0;
    if((count > 0) && (count < 12)) begin
       MOSI = keep arr [11-count];
```

```
end

//count

if (!rst_n) begin
        count = 0;
    end
    else begin
        if (count == limit) count = 0;
        else count++;
    end

end

endfunction
endclass
endpackage
```

SPI Slave Reset Sequence

```
package SPI_slave_reset_seq_pkg;
import uvm_pkg::*;
`include "uvm_macros.svh"
import SPI_slave_seq_item_pkg::*;
    class SPI_slave_reset_seq extends uvm_sequence #(SPI_slave_seq_item);
    `uvm_object_utils(SPI_slave_reset_seq)
        //seq item
        SPI_slave_seq_item seq_item;
        //construcotr
        function new(string name = "SPI_slave_reset_seq");
            super.new(name);
        endfunction //new()
        //body
        task body();
            seq_item = SPI_slave_seq_item::type_id::create("seq_item");
            start item(seq item);
            seq_item.rst_n = 0;
            seq_item.MOSI = 1;
            seq_item.SS_n = 0;
            seq_item.tx_valid = 0;
            seq_item.tx_data = 4;
            finish_item(seq_item);
```

```
endtask

endclass //className extends superClass
endpackage
```

SPI Slave Main Sequence

```
package SPI_slave_main_seq_pkg;
import uvm_pkg::*;
`include "uvm_macros.svh"
import SPI_slave_seq_item_pkg::*;
    class SPI_slave_main_seq extends uvm_sequence #(SPI_slave_seq_item);
    `uvm_object_utils(SPI_slave_main_seq)
        //seq item
        SPI slave seq item seq item;
        //constructor
        function new(string name = "SPI_slave_main_seq");
            super.new(name);
        endfunction //new()
        //body
        task body();
            repeat(50000) begin
                seq_item = SPI_slave_seq_item::type_id::create("seq_item");
                start_item(seq_item);
                assert (seq_item.randomize);
                finish_item(seq_item);
            end
        endtask
    endclass //className extends superClass
endpackage
```

SPI Slave Sequencer

```
package SPI_slave_sqr_pkg;
import uvm_pkg::*;
  `include "uvm_macros.svh"
import SPI_slave_seq_item_pkg::*;

  class SPI_slave_sqr extends uvm_sequencer #(SPI_slave_seq_item);
  `uvm_component_utils(SPI_slave_sqr)

    //constructor
    function new(string name = "SPI_slave_sqr", uvm_component parent = null);
        super.new(name,parent);
    endfunction //new()

endclass //className extends superClass
endpackage
```

SPI Slave Configuration Object

```
package SPI_slave_config_pkg;
import uvm_pkg::*;
  `include "uvm_macros.svh"
import uvm_pkg::*;

  class SPI_slave_config extends uvm_object;
  `uvm_object_utils(SPI_slave_config)

    virtual SLAVE_interface SPI_slave_vif;
    uvm_active_passive_enum is_active;

    //constructor
    function new(string name = "SPI_slave_config");
        super.new(name);
    endfunction //new()

endclass //className extends superClass
endpackage
```

SPI Slave Driver

```
package SPI slave driver pkg;
import uvm_pkg::*;
`include "uvm macros.svh"
import SPI slave seq item pkg::*;
import shared pkg::*;
    class SPI_slave_driver extends uvm_driver #(SPI_slave_seq_item);
    `uvm_component_utils (SPI_slave_driver)
        //virtual interface
        virtual SLAVE_interface SPI_slave_vif;
        SPI_slave_seq_item seq_item;
        //constructor
        function new(string name = "SPI_slave_driver", uvm_component parent =
null);
            super.new(name, parent);
        endfunction //new()
        //build phase
        function void build_phase(uvm_phase phase);
            super.build_phase(phase);
        endfunction
        //run
        task run_phase(uvm_phase phase);
            super.run_phase(phase);
            forever begin
                seq_item = SPI_slave_seq_item::type_id::create("seq_item");
                seq_item_port.get_next_item(seq_item);
                SPI_slave_vif.rst_n = seq_item.rst_n;
                SPI slave vif.MOSI = seg item.MOSI;
                SPI_slave_vif.SS_n = seq_item.SS_n;
                SPI_slave_vif.tx_valid = seq_item.tx_valid;
                SPI_slave_vif.tx_data = seq_item.tx_data;
                @(negedge SPI_slave_vif.clk);
                seq_item_port.item_done();
            end
        endtask
    endclass //className extends superClass
endpackage
```

SPI Slave Monitor

```
package SPI_slave_monitor_pkg;
import uvm_pkg::*;
`include "uvm_macros.svh"
import SPI slave seq item pkg::*;
    class SPI_slave_monitor extends uvm_monitor;
    `uvm_component_utils(SPI_slave_monitor)
        //virtual interface
        virtual SLAVE_interface SPI_slave_vif;
        //seq item
        SPI_slave_seq_item seq_item;
        //analysis port
        uvm_analysis_port #(SPI_slave_seq_item) mon_ap;
        //constructor
        function new(string name = "SPI_slave_monitor", uvm_component parent);
            super.new(name,parent);
        endfunction //new()
        //build
        function void build_phase(uvm_phase phase);
            super.build_phase(phase);
            mon_ap = new("mon_ap",this);
        endfunction
        //run
        task run_phase(uvm_phase phase);
            super.run phase(phase);
            forever begin
                seq_item = SPI_slave_seq_item::type_id::create("seq_item");
                @(negedge SPI_slave_vif.clk);
                seq_item.rst_n = SPI_slave_vif.rst_n;
                seq_item.MOSI = SPI_slave_vif.MOSI;
                seq_item.SS_n = SPI_slave_vif.SS_n;
                seq_item.tx_data = SPI_slave_vif.tx_data;
                seq_item.tx_valid = SPI_slave_vif.tx_valid;
                seq_item.rx_valid = SPI_slave_vif.rx_valid;
                seq_item.rx_data = SPI_slave_vif.rx_data;
                seq_item.MISO = SPI_slave_vif.MISO;
                //golden outputs
```

SPI Slave Agent

```
package SPI_slave_agent_pkg;
import uvm_pkg::*;
`include "uvm macros.svh"
import SPI slave sqr pkg::*;
import SPI_slave_driver_pkg::*;
import SPI slave monitor pkg::*;
import SPI_slave_config_pkg::*;
import SPI slave seq item pkg::*;
    class SPI_slave_agent extends uvm_agent;
    `uvm component utils(SPI slave agent)
        //define handles
        SPI_slave_driver agent_driv;
        SPI_slave_sqr agent_sqr;
        SPI_slave_monitor agent_mon;
        SPI_slave_config agent_cfg;
        uvm_analysis_port #(SPI_slave_seq_item) agent ap;
        //constructor
        function new(string name = "SPI_slave_agent", uvm_component parent =
null);
            super.new(name,parent);
        endfunction //new()
        //build phase
        function void build_phase(uvm_phase phase);
            super.build phase(phase);
            //get config pointer to handler
            if(!(uvm_config_db
#(SPI_slave_config)::get(this,"","CFG_slave",agent_cfg))) begin
```

```
uvm_fatal("build_phase","can not get the CFG from DB in the
agent")
            end
            //build blocks
            if (agent_cfg.is_active == UVM_ACTIVE) begin
                agent_driv=SPI_slave_driver::type_id::create("agent_driv",this);
                agent sqr=SPI slave sqr::type id::create("agent sqr",this);
            end
            agent mon=SPI slave monitor::type id::create("agent mon",this);
            agent_ap=new("agent_ap",this);
        endfunction
        //connect phase
        function void connect phase(uvm phase phase);
            super.connect_phase(phase);
            if(agent_cfg.is_active == UVM_ACTIVE) begin
                agent_driv.seq_item_port.connect(agent_sqr.seq_item_export);
                agent_driv.SPI_slave_vif = agent_cfg.SPI_slave_vif;
            end
            agent_mon.SPI_slave_vif = agent_cfg.SPI_slave_vif;
            agent_mon.mon_ap.connect(agent_ap);
        endfunction
    endclass //className extends superClass
endpackage
```

SPI Slave Scoreboard

```
package SPI_slave_scoreboard_pkg;
import uvm_pkg::*;
include "uvm_macros.svh"
import SPI_slave_seq_item_pkg::*;

class SPI_slave_scoreboard extends uvm_scoreboard;
   `uvm_component_utils(SPI_slave_scoreboard)

   //counters
   int error_counter_slave = 0;
   int correct_counter_slave = 0;

   //seq item
   SPI_slave_seq_item seq_item;

   //ports
   uvm_analysis_export #(SPI_slave_seq_item) sb_export;
```

```
uvm_tlm_analysis_fifo #(SPI_slave_seq_item) sb_fifo;
        //constructor
        function new(string name = "SPI slave scoreboard", uvm component parent =
null);
            super.new(name, parent);
        endfunction //new()
        function void build phase(uvm phase phase);
            super.build_phase(phase);
            sb_export = new("sb_exprt",this);
            sb fifo = new("sb fifo",this);
        endfunction
        //connect
        function void connect phase(uvm phase phase);
            super.connect_phase(phase);
            sb_export.connect(sb_fifo.analysis_export);
        endfunction
        //run
        task run_phase(uvm_phase phase);
            super.run_phase(phase);
            forever begin
                sb_fifo.get(seq_item);
                if (seq item.rx data != seq item.rx data golden ||
                    seq_item.rx_valid != seq_item.rx_valid_golden ||
                    seq item.MISO != seq item.MISO golden ) begin
                    error counter slave++;
                end else begin
                    correct_counter_slave++;
                end
            end
        endtask
        //report
        function void report phase(uvm phase phase);
            super.report phase(phase);
            `uvm_info("repo phase",$sformatf("Slave correct times:
%0d",correct_counter_slave),UVM_MEDIUM)
            `uvm info("repo phase",$sformatf("Slave error times:
%0d",error counter slave),UVM MEDIUM)
        endfunction
    endclass
endpackage
```

SPI Slave Coverage Collector

```
package SPI_slave_collector_pkg;
import uvm_pkg::*;
`include "uvm_macros.svh"
import SPI slave seq item pkg::*;
import shared_pkg::*;
    class SPI_slave_collector extends uvm_component;
    `uvm_component_utils(SPI_slave_collector)
        //seq item
        SPI_slave_seq_item_seq_item_cvr;
        //ports
        uvm_analysis_export #(SPI_slave_seq_item) cvr_export;
        uvm_tlm_analysis_fifo #(SPI_slave_seq_item) cvr_fifo;
        //covergroups
        covergroup cvg_group;
            rx_data_CP: coverpoint seq_item_cvr.rx_data[9:8]
iff(seq_item_cvr.rst_n) {
                 bins write address = {2'b00};
                 bins write_data = {2'b01};
                 bins read_address = {2'b10};
                 bins read_data
                                   = {2'b11};
                 bins trans1[] = (2'b00 => 2'b01,2'b10);
                                  = (2'b01 => 2'b00,2'b11);
                 bins trans2[]
                 bins trans3[]
                                   = (2'b10 => 2'b00, 2'b11);
                bins trans4[]
                                    = (2'b11 \Rightarrow 2'b01, 2'b10);
            SS_n_CP: coverpoint seq_item_cvr.SS_n iff(seq_item_cvr.rst_n){
                 bins full_normal_seq = (1 \Rightarrow 0[*13] \Rightarrow 1);
                 bins full_read_seq = (1 \Rightarrow 0[*23] \Rightarrow 1);
                 bins start_comm = (1 \Rightarrow 0[*4]);
            MOSI_transitions_CP: coverpoint seq_item_cvr.MOSI iff((count <= 4) &&
(count >= 2)) {
                 bins write_address = (0 => 0 => 0);
                 bins write_data = (0 \Rightarrow 0 \Rightarrow 1);
                 bins read address = (1 \Rightarrow 1 \Rightarrow 0);
                 bins read_data = (1 => 1 => 1);
```

```
SS_n_with_MOSI: cross SS_n_CP,MOSI_transitions_CP
iff(seq_item_cvr.rst_n) {
                //as the full seq will be hit in the end of comm while the MISO
seq will be at the start of comm
                illegal_bins full_seq1 = binsof(SS_n_CP.full_normal_seq);
                illegal_bins full_seq2 = binsof(SS_n_CP.full_read_seq);
        endgroup
        //constructor
        function new(string name = "SPI_slave_collector", uvm_component parent =
null);
            super.new(name,parent);
            cvg group = new;
        endfunction //new()
        //build
        function void build phase(uvm phase phase);
            super.build phase(phase);
            cvr_export = new("cvr_export",this);
            cvr_fifo = new ("cvr_fifo",this);
        endfunction
        //connect
        function void connect_phase(uvm_phase phase);
            super.connect phase(phase);
            cvr_export.connect(cvr_fifo.analysis_export);
        endfunction
        //run
        task run phase(uvm phase phase);
            super.run_phase(phase);
            forever begin
                cvr fifo.get(seq item cvr);
                cvg_group.sample();
            end
        endtask
    endclass //className extends superClass
endpackage
```

Crossing the full sequence bins of SS_n_CP with MOSI_transitions_CP would therefore be meaningless and temporally inconsistent, since the full sequences are detected at the end of communication, summarizing the entire SPI frame and the MOSI_transitions_CP transitions occur within the communication, while data bits are being transmitted.

SPI Slave Environment

```
package SPI_slave_env pkg;
import uvm_pkg::*;
`include "uvm macros.svh"
import SPI_slave_agent_pkg::*;
import SPI slave collector pkg::*;
import SPI_slave_scoreboard_pkg::*;
    class SPI slave env extends uvm env;
    `uvm_component_utils(SPI_slave_env)
        //hadles
        SPI slave agent ag;
        SPI slave collector cvr;
        SPI slave scoreboard sb;
        //constructor
        function new(string name = "SPI_slave_env", uvm_component parent = null);
            super.new(name,parent);
        endfunction
        //build
        function void build phase(uvm phase phase);
            super.build phase(phase);
            ag = SPI_slave_agent::type_id::create("ag",this);
            cvr = SPI slave collector::type id::create("cvr",this);
            sb = SPI_slave_scoreboard::type_id::create("sb",this);
        endfunction
        //connect
        function void connect phase(uvm phase phase);
            super.connect_phase(phase);
            ag.agent ap.connect(cvr.cvr export);
            ag.agent_ap.connect(sb.sb_export);
        endfunction
    endclass //className extends superClass
endpackage
```

SPI Slave Test

```
package SPI slave test pkg;
import uvm_pkg::*;
`include "uvm macros.svh"
import SPI slave env pkg::*;
import SPI_slave_main_seq_pkg::*;
import SPI_slave_reset_seq_pkg::*;
import SPI_slave_config_pkg::*;
    class SPI slave test extends uvm test;
    `uvm_component_utils(SPI_slave_test)
        //handles
        SPI_slave_env slave_env;
        SPI_slave_main_seq M_seq;
        SPI_slave_reset_seq R_seq;
        SPI_slave_config test_cfg;
        virtual SLAVE_interface SPI_slave_vif;
        //constructor
        function new(string name = "SPI_slave_test", uvm_component parent =
null);
             super.new(name, parent);
        endfunction
        //build
        function void build phase(uvm phase phase);
            super.build phase(phase);
            slave env = SPI slave env::type id::create("slave env",this);
            M_seq = SPI_slave_main_seq::type_id::create("M_seq");
            R_seq = SPI_slave_reset_seq::type_id::create("R_seq");
            test_cfg = SPI_slave_config::type_id::create("test_cfg");
            //get the virtual interface from db
            if(!(uvm_config_db #(virtual
SLAVE_interface)::get(this,"","SLAVE_IF",test_cfg.SPI_slave_vif))) begin
                `uvm_fatal("build phase","unable to get ALSU interface from DB in
test class");
            end
            //intialize is active var
            test_cfg.is_active = UVM_ACTIVE;
            //SET cfg to the db
            uvm_config_db
#(SPI_slave_config)::set(this,"slave_env*","CFG_slave",test_cfg);
        endfunction
```

```
//run
        task run_phase(uvm_phase phase);
            super.run phase(phase);
            phase.raise_objection(this);
            `uvm_info("run phase","reset asserted",UVM_LOW)
            R seq.start(slave env.ag.agent sqr);
            `uvm_info("run phase","reset deasserted",UVM_LOW)
            `uvm info("run phase", "stimulas generation started of main
seq",UVM_LOW)
            M_seq.start(slave_env.ag.agent_sqr);
            `uvm_info("run phase","stimulas generation ended of main
seq",UVM_LOW)
            phase.drop_objection(this);
        endtask
    endclass
endpackage
```

SPI Slave Top Module

```
module SPI slave top();
import uvm_pkg::*;
`include "uvm macros.svh"
import SPI_slave_test_pkg::*;
    bit clk;
    always begin
        #10
        clk = \sim clk;
    end
    //inst of if, design and golden module
     SLAVE_interface slave_if(clk);
     //design
     SLAVE DUT (
     .MOSI(slave if.MOSI),
     .MISO(slave if.MISO),
     .SS_n(slave_if.SS_n),
     .clk(clk),
     .rst_n(slave_if.rst_n),
     .rx data(slave if.rx data),
```

```
.rx_valid(slave_if.rx_valid),
     .tx data(slave if.tx data),
     .tx_valid(slave_if.tx_valid)
     );
     //golden module
     SPI slave golden golden (
     .MOSI(slave_if.MOSI),
     .MISO(slave_if.MISO_golden),
     .SS_n(slave_if.SS_n),
     .clk(clk),
     .rst n(slave if.rst n),
     .rx_data(slave_if.rx_data_golden),
     .rx valid(slave if.rx valid golden),
     .tx_data(slave_if.tx_data),
     .tx_valid(slave_if.tx_valid)
     //virtual if to DB and run
     initial begin
        uvm_config_db #(virtual
SLAVE_interface)::set(null,"","SLAVE_IF",slave_if);
        run_test("SPI_slave_test");
     end
endmodule
```

SRC File

```
SPI slav interface.sv
+define+SIM
SPI slave.sv
SPI slave golden.sv
shared_package.sv
SPI slave seq item.sv
SPI slave R seq.sv
SPI slave M seq.sv
SPI slave sqr.sv
SPI slave config.sv
SPI slave driver.sv
SPI slave monitor.sv
SPI slave agent.sv
SPI slave scoreboard.sv
SPI slave collector.sv
SPI slave env.sv
SPI_slave_test.sv
SPI slave top.sv
```

Do File

```
vlib work
vlog -f src_files.list +cover -covercells
vsim -voptargs=+acc work.SPI_slave_top -classdebug -uvmcontrol=all -cover
add wave /SPI_slave_top/slave_if/*
coverage save SLAVETB.ucdb -onexit
run -all
vcover report SLAVETB.ucdb -details -annotate -all -output coverage_rpt_slave.txt
```

- Excluding lines 37 and 38 as SS_n never goes high when we are in CHK_CMD so we don't enter the if statement of it.
- We add default case and Exclude it (line 127) as we don't enter the default case and we did that to avoid all false statement.

Coverage Report

Coverage Report by in	stance with	detail	S
Instance: /SPI_slave_t Design Unit: work.SLA	· · · —	===== e =====	
Toggle Coverage: Enabled Coverage	Bins	Hits	Misses Coverage
Toggles	74 74	0	100.00%
============	:======	=====	Toggle Details=========
Toggle Coverage for ir	stance /SPI	_slave_	_top/slave_if
	Node	1H->(OL OL->1H "Coverage"
	MISO	1	1 100.00
	MISO_golde		1 1 100.00
			1 100.00
	-		1 100.00
	clk	1	1 100.00
	rst_n	1	1 100.00

```
rx data[9-0] 1 1 100.00
             rx_data_golden[9-0]
                                  1
                                           100.00
                  rx valid
                             1
                                 1 100.00
               rx_valid_golden 1
                                    1
                                         100.00
                tx data[7-0]
                              1
                                   1
                                        100.00
                                      100.00
                  tx_valid
                             1
                                   1
Total Node Count =
                    37
Toggled Node Count =
                      37
Untoggled Node Count =
Toggle Coverage = 100.00% (74 of 74 bins)
______
Instance: /SPI_slave_top/DUT
Design Unit: work.SLAVE
Assertion Coverage:
 Assertions
                   12
                        12
                              0 100.00%
            File(Line)
Name
                           Failure
                                   Pass
                     Count
                              Count
/SPI slave top/DUT/assert READ DATA to IDLE
         SPI slave.sv(262) 0 1
/SPI slave top/DUT/assert READ ADD to IDLE
         SPI slave.sv(252)
/SPI slave top/DUT/assert WRITE to IDLE
         SPI_slave.sv(242)
                         0
/SPI slave top/DUT/assert CHK CMD to READ DATA
         SPI slave.sv(232)
                              0
                                  1
/SPI_slave_top/DUT/assert__CHK_CMD_to_READ_ADD
         SPI slave.sv(224)
/SPI slave top/DUT/assert CHK CMD to WRITE
         SPI slave.sv(216)
                                  1
                              0
/SPI slave top/DUT/assert IDLE to CHK CMD
         SPI slave.sv(206)
/SPI slave top/DUT/assert read data comm
         SPI slave.sv(193)
/SPI slave top/DUT/assert read address comm
         SPI slave.sv(185)
/SPI_slave_top/DUT/assert__write_data_comm
         SPI slave.sv(177)
```

/SPI_slave_top/DUT/a	ssert_write_ sv(169)	-
/SPI_slave_top/DUT/a	ssertsync_r	reset
SPI_slave. Branch Coverage:	sv(141)	0 1
_	Bins	Hits Misses Coverage
Branches	38 38	0 100.00%
===========		===Branch Details============
Branch Coverage for i	nstance /SPI_s	slave_top/DUT
Line Item	Count	Source
File SPI_slave.sv	IF Drand	h
		Count coming in to IF
		if (~rst_n) begin
23 1	13568	else begin
Branch totals: 2 hits o	f 2 branches =	= 100.00%
	CASE Bra	anch
		Count coming in to CASE
30 1	6897	IDLE : begin
36 1	5354	CHK_CMD : begin
50 1	13777	WRITE : begin
56 1	5102	READ_ADD : begin
62 1	6799	READ_DATA : begin
	1 All Fa	alse Count
Branch totals: 6 hits o	f 6 branches =	= 100.00%
	IF Brancl	h
31	6897 Cd	ount coming in to IF
31 1	3085	if (SS_n)
33 1	3812	else

Branch totals: 2	hits of 2 branche	es = 100.00%
37	•	nch Count coming in to IF
39 1		else begin
_		
Branch totals: 1	hit of 1 branch =	100.00%
	IE Dea	ınch
40		Count coming in to IF
40 1	2837	_
42 1	2517	else begin
Branch totals: 2	hits of 2 branche	es = 100.00%
	IE D.	1.
43	· · · · · · · · · · · · · · · · · · ·	nch Count coming in to IF
43 1		if (!received addr
		` -
45 1	1189	else
Branch totals: 2	hits of 2 branche	es = 100.00%
		inch
51		Count coming in to IF
51 1	1858	if (SS_n)
53 1	11919	else
Branch totals: 2	hits of 2 branche	es = 100.00%
	IF Rra	ınch
57	5102	Count coming in to IF
57 1	566	if (SS_n)
-0	4=0	
59 1	4536	else
Branch totals: 2	hits of 2 branche	es = 100.00%
	IF Rra	ınch
63		Count coming in to IF
63 1	661	if (SS_n)

65	1	6138	else	
Branch to	tals: 2 hit	s of 2 branches =	= 100.00%	
		IE Branc	h	
72			Count coming in to IF	
72	1	520	_	
78	1	49480	else begin	
Branch to	tals: 2 hit	s of 2 branches =	= 100.00%	
			anch	
79	4		Count coming in to CASE	
80	1	3542	IDLE : begin	
83	1	3501	CHK_CMD : begin	
86	1	23303	WRITE : begin	
95	1	7202	READ_ADD : begin	
105	1	11932	READ_DATA : begin	
Branch to	tals: 5 hit	s of 5 branches =	= 100.00%	
		IE D	L	
87			hCount coming in to IF	
87	1	19608	if (counter > 0) begin	
01	1		· · ·	
91	1	3695	else begin	
Branch to	tals: 2 hit	s of 2 branches =	= 100.00%	
		IF Branc	h	
96			ount coming in to IF	
96	1	6071	if (counter > 0) begin	
100	1	1131	else begin	
Branch to	tals: 2 hit	s of 2 branches =	= 100.00%	
		IF Branc	h	

106			Count coming in to IF	
106	1	2893	if (tx_valid) begin	
116	1	9039	else begin	
Branch total	als: 2 hits	of 2 branches	= 100.00%	
		IF Bran	ch	
108		2893	Count coming in to IF	
108	1	2581	if (counter > 0) begin	
			, ,	
112	1	312	else begin	
	_	312		
Branch tot	alc· 2 hitc	of 2 branches	- 100 00%	
branch tot	uis. 2 iiits	or 2 brancines	- 100.0070	
		IE Dran	ch	
117	4		Count coming in to IF	
117	1	/338	if (counter > 0 && ~rx_valid) begin	
121	1	1701	else begin	
Branch total	als: 2 hits	of 2 branches	= 100.00%	
Condition	Coverage:			
Enabled	Coverage	Bins	Covered Misses Coverage	
Conditio	ns	5 5	0 100.00%	
Conditio	5	3 3	0 100.0070	
			==Condition Details====================	
			Collation Details	
Caradinia a	6	C	SDL de la /DUT	
Condition	Coverage	for instance /s	SPI_slave_top/DUT	
File SPI_slave.sv				
Focused Condition View				
Line 87 Item 1 (counter > 0)				
Condition totals: 1 of 1 input term covered = 100.00%				
Input Term Covered Reason for no coverage Hint				
(counter > 0) Y				
(Souther)	'			
Rows:	Hitc EE	^ Target	Non-masking condition(s)	
NOWS.	TIILS FE	ciaiget	Non masking condition(s)	

```
Row 1: 1 (counter > 0) 0 -
Row 2: 1 (counter > 0)_1
-----Focused Condition View------
Line 96 Item 1 (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%
  Input Term Covered Reason for no coverage Hint
 ------ ------
 (counter > 0) Y
  Rows: Hits FEC Target Non-masking condition(s)
Row 1: 1 (counter > 0)_0 -
Row 2: 1 (counter > 0)_1 -
-----Focused Condition View------Focused Condition View------
Line 108 Item 1 (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%
  Input Term Covered Reason for no coverage Hint
 ------
(counter > 0) Y
  Rows: Hits FEC Target Non-masking condition(s)
Row 1: 1 (counter > 0)_0 -
Row 2: 1 (counter > 0)_1
-----Focused Condition View------
Line 117 Item 1 ((counter > 0) && ~rx valid)
Condition totals: 2 of 2 input terms covered = 100.00%
  Input Term Covered Reason for no coverage Hint
 (counter > 0) Y
   rx_valid Y
  Rows: Hits FEC Target Non-masking condition(s)
 ------
Row 1: 1 (counter > 0)_0 -
Row 2: 1 (counter > 0)_1 ~rx_valid
Row 3: 1 rx_valid_0 (counter > 0)
Row 4: 1 rx_valid_1 (counter > 0)
```

```
Directive Coverage:
  Directives
                     12 12 0 100.00%
DIRECTIVE COVERAGE:
                       Design Design Lang File(Line) Hits Status
Name
                    Unit UnitType
/SPI_slave_top/DUT/cover__READ_DATA_to_IDLE
                    SLAVE Verilog SVA SPI_slave.sv(263)
                                       648 Covered
/SPI_slave_top/DUT/cover__READ_ADD_to_IDLE
                    SLAVE Verilog SVA SPI slave.sv(253)
                                       559 Covered
/SPI slave top/DUT/cover WRITE to IDLE SLAVE Verilog SVA SPI slave.sv(243)
                                       1818 Covered
/SPI slave top/DUT/cover CHK CMD to READ DATA
                    SLAVE Verilog SVA SPI_slave.sv(233)
                                       777 Covered
/SPI slave top/DUT/cover CHK CMD to READ ADD
                    SLAVE Verilog SVA SPI slave.sv(225)
                                       637 Covered
/SPI slave top/DUT/cover CHK CMD to WRITE
                    SLAVE Verilog SVA SPI slave.sv(217)
                                       2054 Covered
/SPI slave top/DUT/cover IDLE to CHK CMD
                    SLAVE Verilog SVA SPI_slave.sv(207)
                                       3501 Covered
/SPI slave top/DUT/cover read data comm SLAVE Verilog SVA SPI slave.sv(194)
                                       312 Covered
/SPI slave top/DUT/cover read address comm
                    SLAVE Verilog SVA SPI_slave.sv(186)
                                       771 Covered
/SPI slave top/DUT/cover write data comm
                    SLAVE Verilog SVA SPI_slave.sv(178)
                                       743 Covered
/SPI_slave_top/DUT/cover__write_address_comm
                    SLAVE Verilog SVA SPI slave.sv(170)
                                       801 Covered
/SPI_slave_top/DUT/cover__sync_reset SLAVE Verilog SVA SPI_slave.sv(142)
                                       520 Covered
```

	d Coverage Bins Hits Misses Coverage
FSM	rates 5 5 0 100.00%
FSM	ransitions 8 8 0 100.00%
=====	======================================
FSM C	erage for instance /SPI_slave_top/DUT
568.4 I	
FSM_I Curr	cs t State Object : cs
	/alue MapInfo :
Line	State Name Value
30	
36	CHK_CMD 2
	READ_DATA 4
	READ ADD 3
	WRITE 1
Cove	ed States :
	State Hit_count
	IDLE 3576
	CHK_CMD 3542
	READ_DATA 1560
	READ_ADD 1288
	WRITE 4121
Cove	ed Transitions :
 Line	Trans_ID Hit_count Transition
LIIIC	Trans_iD Trit_Count transition

Line	Trans_ID	Hit_co	ount Transition
34	0	3542	IDLE -> CHK_CMD
46	1	783	CHK_CMD -> READ_DATA
44	2	651	CHK_CMD -> READ_ADD
41	3	2067	CHK_CMD -> WRITE
38	4	41	CHK_CMD -> IDLE
64	5	782	READ_DATA -> IDLE
58	6	651	READ_ADD -> IDLE
52	7	2067	WRITE -> IDLE

```
Bins
 Summary
                         Hits Misses Coverage
                         5
                              0 100.00%
   FSM States
                    5
   FSM Transitions
                      8
                          8
                                0 100.00%
Statement Coverage:
 Enabled Coverage
                      Bins Hits Misses Coverage
                    37
                          37
                                0 100.00%
 Statements
Statement Coverage for instance /SPI_slave_top/DUT --
 Line
         Item
                      Count Source
 File SPI slave.sv
                       module SLAVE
(MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,tx_valid);
 2
 3
                        localparam IDLE = 3'b000;
 4
                        localparam WRITE = 3'b001;
 5
                        localparam CHK_CMD = 3'b010;
 6
                        localparam READ ADD = 3'b011;
                        localparam READ DATA = 3'b100;
 7
 8
 9
                        input MOSI, clk, rst n, SS n, tx valid;
 10
                        input [7:0] tx data;
 11
                        output reg [9:0] rx_data;
                        output reg rx_valid, MISO;
 12
 13
```

```
reg [3:0] counter;
14
15
                    reg received_address;
16
                    reg [2:0] cs, ns;
17
18
19
       1 14087 always @(posedge clk) begin
                      if (~rst_n) begin
20
       1
               519 cs <= IDLE;
21
                      end
22
                      else begin
23
24
   1 13568 cs <= ns;
25
                      end
26
                    end
27
       1 37930 always @(*) begin
28
                      case (cs)
29
30
                       IDLE : begin
                        if (SS_n)
31
                 3085 ns = IDLE;
32
       1
33
                         else
                 3812 ns = CHK_CMD;
34
   1
35
                        end
```

36	CHK_CMD : begin			
37	if (SS_n)			
38	ns = IDLE;			
39	else begin			
40			if (~MOSI)	
41	1	2837	ns = WRITE;	
42			else begin	
43			if (!received_address)	
44	1	1328	ns = READ_ADD;	
45			else	
46	1	1189	ns = READ_DATA;	
47			end	
48			end	
49			end	
50			WRITE : begin	
51			if (SS_n)	
52	1	1858	ns = IDLE;	
53			else	
54	1	11919	ns = WRITE;	
55			end	
56	READ_ADD : begin			
57			if (SS_n)	

58	1	566	ns = IDLE;
59			else
60	1	4536	ns = READ_ADD;
61			end
62			READ_DATA : begin
63			if (SS_n)
64	1	661	ns = IDLE;
65			else
66	1	6138	ns = READ_DATA;
67			end
68		6	endcase
69		en	d
70			
71	1	50000	always @(posedge clk) begin
72		i	f (~rst_n) begin
73	1	520	rx_data <= 0;
74	1	520	rx_valid <= 0;
75	1	520	received_address <= 0;
76	1	520	MISO <= 0;
77		end	
78		(else begin
79			case (cs)

80			IDLE : begin
81	1	3542	rx_valid <= 0;
82			end
83			CHK_CMD : begin
84	1	3501	counter <= 10;
85			end
86			WRITE : begin
87			if (counter > 0) begin
88	1	19608	rx_data[counter-1] <= MOSI;
89	1	19608	counter <= counter - 1;
90			end
91			else begin
92	1	3695	rx_valid <= 1;
93			end
94			end
95			READ_ADD : begin
96			if (counter > 0) begin
97	1	6071	rx_data[counter-1] <= MOSI;
98	1	6071	counter <= counter - 1;
99			end
100			else begin
101	1	1131	rx_valid <= 1;

102	1	1131	received_address <= 1;
103			end
104			end
105			READ_DATA : begin
106			if (tx_valid) begin
107	1	2893	rx_valid <= 0;
108			if (counter > 0) begin
109	1	2581	MISO <= tx_data[counter-1];
110	1	2581	counter <= counter - 1;
111			end
112			else begin
113	1	312	received_address <= 0;
114			end
115			end
116			else begin
117			if (counter > 0 && ~rx_valid) begin
118	1	7338	rx_data[counter-1] <= MOSI;
119	1	7338	counter <= counter - 1;
120			end
121			else begin
122	1	1701	rx_valid <= 1;
123	1	1701	counter <= 8;


```
Toggle Coverage:
 Enabled Coverage
                  Bins Hits Misses Coverage
 Toggles
               72 72 0 100.00%
Toggle Coverage for instance /SPI slave top/DUT --
                Node 1H->0L 0L->1H "Coverage"
                       1 1 100.00
                MISO
                MOSI
                       1
                           1 100.00
                SS n
                       1
                            1 100.00
                clk
                      1
                           1 100.00
             counter[3-0]
                        1
                             1
                                 100.00
               cs[2-0]
                       1
                           1 100.00
                           1 100.00
               ns[2-0]
            received address
                           1
                               1 100.00
                rst n
                           1 100.00
                        1
                             1 100.00
             rx data[9-0]
               rx valid
                        1
                            1 100.00
                             1
             tx data[0-7] 1
                                 100.00
               tx valid
                        1
                            1 100.00
Total Node Count =
                 36
Toggled Node Count =
Untoggled Node Count =
Toggle Coverage = 100.00% (72 of 72 bins)
```

Bug Report

- Change line 43 from if (received_address) to if (!received_address) to transition with the right flow.
- Change line 117 from if (counter > 0) to if (counter > 0 && ~rx_valid) to make sure we don't read as the ram would take some time to raise tx_valid.

QuestaSim Snippets

Waveform Snippet



Transcript Snippet

Code Coverage Snippets


Branch

Statement

Toggle




Functional Coverage Snippets




Sequential Domain Coverage (Assertion Coverage) Snippets

Cover directives



Assertions



Assertions' Table

Feature	Assertion
Whenever rst_n is asserted, rx_data, rx_valid and MISO are low.	<pre>@(posedge clk) !rst_n => ((rx_data == 0) && (rx_valid == 0) && (MISO == 0))</pre>
Whenever write_add_seq (000) ((MOSI == 0) 3 times), then rx_valid and SS_n are high exactly after 10 clock cycles.	<pre>@(posedge clk) disable iff(!rst_n) \$fell(SS_n) ##1 (MOSI == 0)[*3] -> ##10 rx_valid && SS_n;</pre>
Whenever write_add_seq (001) ((MOSI == 0) 2 times then (MOSI == 1), then rx_valid and SS_n are high exactly after 10 clock cycles.	<pre>@(posedge clk) disable iff(!rst_n) \$fell(SS_n) ##1 (MOSI==0)[*2] ##1 (MOSI==1) -> ##10 rx_valid && SS_n;</pre>
Whenever write_add_seq (110) ((MOSI == 0) 3 times), then rx_valid and SS_n are high exactly after 10 clock cycles.	<pre>@(posedge clk) disable iff(!rst_n) \$fell(SS_n) ##1 (MOSI==1)[*2] ##1 (MOSI==0) -> ##10 rx_valid && SS_n;</pre>
Whenever write_add_seq (111) ((MOSI == 1) 3 times), then rx_valid and eventually SS_n are high exactly after 10 clock cycles.	<pre>@(posedge clk) disable iff(!rst_n) \$fell(SS_n) ##1 (MOSI==1)[*3] -> ##10 rx_valid -> ##10 SS_n;</pre>
Whenever cs is IDLE then cs should be CHK_CMD next cycle.	<pre>@(posedge clk) disable iff(!rst_n) (cs == IDLE) &&(!SS_n) => (cs == CHK_CMD);</pre>

```
@(posedge clk) disable iff(!rst n)
Whenever cs is CHK CMD and
                                  (cs == CHK_CMD) && (!SS_n) && (!MOSI) |=>
MOSI is low then cs should be
                                 (cs == WRITE);
WRITE next cycle.
Whenever cs is CHK CMD
                                 @(posedge clk) disable iff(!rst_n)
received address is low and
                                 (cs == CHK\_CMD) \&\& (!SS_n) \&\& (MOSI) \&\&
MOSI is high then cs should be
                                 (!received address) |=> (cs == READ ADD);
READ ADD next cycle.
Whenever cs is CHK CMD
                                 @(posedge clk) disable iff(!rst_n)
received address and MOSI are
                                 (cs == CHK\_CMD) \&\& (!SS_n) \&\& (MOSI) \&\&
high then cs should be READ ADD
                                 (received address) |=> (cs == READ DATA);
next cycle.
                                 @(posedge clk) disable iff(!rst_n)
Whenever cs is WRITE then cs
                                 (cs == WRITE) && (SS_n) \mid => (cs == IDLE);
should be IDLE next cycle.
Whenever cs is READ ADD then
                                 @(posedge clk) disable iff(!rst_n)
cs should be IDLE next cycle.
                                  (cs == READ ADD) && (SS n) \mid=> (cs == IDLE);
Whenever cs is READ DATA then
                                 @(posedge clk) disable iff(!rst_n)
cs should be IDLE next cycle.
                                 (cs == READ DATA) \&\& (SS_n) |=> (cs == IDLE);
```

Part 2: UVM Environment for Single-Port RAM

RAM Interface

```
interface RAM_interface (clk);
input clk;
logic [9:0] din;
logic rst_n, rx_valid;
logic [7:0] dout, dout_golden;
logic tx_valid, tx_valid_golden;
endinterface
```

RAM Assertions' File

```
module RAM_SVA(
    input [9:0] din,
    input clk,
    input rst_n,
    input rx valid,
    input [7:0] dout,
    input tx_valid
);
property sync reset;
    @(posedge clk)
    !rst_n |=> !tx_valid && (dout == 0);
endproperty
assert property (sync reset);
cover property (sync_reset);
property tx_valid_off_seq_of_wrtie_add;
    @(posedge clk) disable iff(!rst_n)
    (din[9:8] == 2'b00) \&\& (rx valid == 1) |=> !tx valid;
endproperty
assert property (tx_valid_off_seq_of_wrtie_add);
cover property (tx_valid_off_seq_of_wrtie_add);
property tx_valid_off_seq_of_wrtie_data;
    @(posedge clk) disable iff(!rst_n)
    (din[9:8] == 2'b01) && (rx_valid == 1) |=> !tx_valid;
endproperty
assert property (tx_valid_off_seq_of_wrtie_data);
cover property (tx_valid_off_seq_of_wrtie_data);
property tx_valid_off_seq_of_read_add;
    @(posedge clk) disable iff(!rst_n)
    (din[9:8] == 2'b10) && (rx_valid == 1) |=> !tx_valid;
endproperty
assert property (tx_valid_off_seq_of_read_add);
cover property (tx_valid_off_seq_of_read_add);
```

```
property tx valid on seq;
    @(posedge clk) disable iff(!rst n)
    (din[9:8] == 2'b11) && (rx_valid == 1) |=> tx_valid ##1 (!tx_valid)[->1];
endproperty
assert property (tx_valid_on_seq);
cover property (tx valid on seq);
property write data eventually after address;
    @(posedge clk) disable iff(!rst_n)
    (din[9:8] == 2'b00) \&\& (rx_valid == 1) |=> (din[9:8] == 2'b01)[->1];
endproperty
assert property (write data eventually after address);
cover property (write_data_eventually_after_address);
property read_data_eventually_after_address;
    @(posedge clk) disable iff(!rst_n)
    (din[9:8] == 2'b10) && (rx valid == 1) |=> (din[9:8] == 2'b11)[->1];
endproperty
assert property (read_data_eventually_after_address);
cover property (read_data_eventually_after_address);
endmodule
```

RAM DUT

```
module RAM (din,clk,rst_n,rx_valid,dout,tx_valid);
input [9:0] din;
input clk, rst_n, rx_valid;
output reg [7:0] dout;
output reg tx_valid;
reg [7:0] MEM [255:0];
reg [7:0] Rd_Addr, Wr_Addr;
always @(posedge clk) begin
   if (~rst_n) begin
        dout <= 0;
        tx_valid <= 0;
        Rd_Addr <= 0;
        Wr_Addr <= 0;</pre>
```

```
end
else begin
    if (rx_valid) begin
        case (din[9:8])
        2'b00 : Wr_Addr <= din[7:0];
        2'b01 : MEM[Wr_Addr] <= din[7:0];
        2'b10 : Rd_Addr <= din[7:0];
        2'b11 : dout <= MEM[Rd_Addr];
        default : dout <= 0;
        endcase
        tx_valid <= (din[9] && din[8])? 1'b1 : 1'b0;
        end
end
end
end</pre>
```

RAM Golden Model

```
module RAM_golden(clk,rst_n,rx_valid,din,tx_valid,dout);
parameter MEM_DEPTH = 256;
parameter ADDR_SIZE = 8;
input clk,rst n,rx valid;
input [9:0] din;
output reg tx_valid;
output reg [7:0] dout;
reg [ADDR_SIZE-1:0]ADD_read,ADD_write;
reg [7:0] mem [MEM DEPTH-1:0];
always@(posedge clk)
begin
    if(!rst_n) begin
        tx valid<=0;</pre>
        dout<=0;</pre>
        ADD read <= 0;
        ADD_write <= 0;
    else begin
        if(rx_valid) begin
            case (din[9:8])
                 2'b00: begin
                     tx_valid<=0;</pre>
                     ADD_write<=din[7:0];
                 end
```

RAM Shared Package

```
package shared_pkg;

bit write_address_done;
bit write_data_done;
bit read_address_done;
bit read_data_done;
endpackage
```

RAM Sequence Item

```
package RAM_seq_item_pkg;
import uvm_pkg::*;
include "uvm_macros.svh"
import shared_pkg::*;

class RAM_seq_item extends uvm_sequence_item;
   `uvm_object_utils(RAM_seq_item)

   //inputs and output
   rand logic rst_n, rx_valid;
   rand logic [9:0] din;
   logic [9:0] dout;
```

```
logic tx_valid;
logic [9:0] dout_golden;
logic tx_valid_golden;
function new (string name = "RAM_seq_item");
    super.new(name);
endfunction
//constraints
//reset
constraint reset_rate {
    rst_n dist {0:=1,1:=99};
constraint rx_rate {
    rx_valid dist {0:=5,1:=95};
constraint next_op {
    if (write_address_done) {
        soft din[9] == 1'b0;
    else if (read_address_done) {
        soft din[9:8] == 2'b11;
constraint next_read_data{
    if(read_data_done)
        din[9:8] == 2'b10;
constraint read_after_address {
    if(!read_address_done){
        din[9:8] != 2'b11;
constraint after_write_data {
    if (write_data_done) {
        soft din[9:8] dist {2'b10 := 60 , 2'b00 := 40};
```

RAM Reset Sequence

```
package RAM_reset_seq_pkg;
import uvm_pkg::*;
  `include "uvm_macros.svh"
import RAM_seq_item_pkg::*;

  class RAM_reset_seq extends uvm_sequence #(RAM_seq_item);
  `uvm_object_utils(RAM_reset_seq)

    //seq item
    RAM_seq_item seq_item;

    //construcotr
    function new(string name = "RAM_reset_seq");
        super.new(name);
    endfunction //new()

    //body
```

```
task body();
    seq_item = RAM_seq_item::type_id::create("seq_item");
    start_item(seq_item);
    seq_item.rst_n = 0;
    seq_item.din = 5;
    seq_item.rx_valid = 0;
    finish_item(seq_item);
    endtask

endclass //className extends superClass
endpackage
```

RAM Write Only Sequence

```
package RAM_write_only_seq_pkg;
import uvm_pkg::*;
`include "uvm macros.svh"
import RAM seq item pkg::*;
    class RAM write only seq extends uvm sequence #(RAM seq item);
    `uvm_object_utils(RAM_write_only_seq)
        //seq item
        RAM_seq_item seq_item;
        //construcotr
        function new(string name = "RAM_write_only_seq");
            super.new(name);
        endfunction //new()
        //body
        task body();
            seq_item = RAM_seq_item::type_id::create("seq_item");
            repeat(10000) begin
                start_item(seq_item);
                assert(seq_item.randomize() with {din[9] == 1'b0;});
                finish_item(seq_item);
            end
        endtask
    endclass //className extends superClass
endpackage
```

RAM Read Only Sequence

```
package RAM_read_only_seq_pkg;
import uvm_pkg::*;
include "uvm macros.svh"
import RAM_seq_item_pkg::*;
    class RAM_read_only_seq extends uvm_sequence #(RAM_seq_item);
    `uvm_object_utils(RAM_read_only_seq)
        RAM_seq_item seq_item;
        //construcotr
        function new(string name = "RAM_read_only_seq");
            super.new(name);
        endfunction //new()
        //body
        task body();
            seq_item = RAM_seq_item::type_id::create("seq_item");
            repeat(10000) begin
                start_item(seq_item);
                assert(seq_item.randomize() with {din[9] == 1'b1;});
                finish_item(seq_item);
            end
        endtask
    endclass //className extends superClass
endpackage
```

RAM Write Read Sequence

```
package RAM_write_read_seq_pkg;
import uvm_pkg::*;
include "uvm_macros.svh"
import RAM_seq_item_pkg::*;

class RAM_write_read_seq extends uvm_sequence #(RAM_seq_item);
    `uvm_object_utils(RAM_write_read_seq)

    //seq item
    RAM_seq_item seq_item;
```

```
//construcotr
        function new(string name = "RAM_write_read_seq");
            super.new(name);
        endfunction //new()
        //body
        task body();
            seq_item = RAM_seq_item::type_id::create("seq_item");
            seq_item.next_read_data.constraint_mode(0);
            repeat(10000) begin
                start_item(seq_item);
                assert(seq item.randomize());
                finish_item(seq_item);
            end
        endtask
    endclass //className extends superclass
endpackage
```

RAM Sequencer

RAM Configuration Object

```
package RAM_config_pkg;
import uvm_pkg::*;
include "uvm_macros.svh"
import uvm_pkg::*;

class RAM_config extends uvm_object;
  `uvm_object_utils(RAM_config)

    virtual RAM_interface RAM_vif;
    uvm_active_passive_enum is_active;

    //constructor
    function new(string name = "RAM_config");
        super.new(name);
    endfunction //new()

endclass //className extends superClass
endpackage
```

RAM Driver

```
package RAM_driver_pkg;
import uvm_pkg::*;
imclude "uvm_macros.svh"
import RAM_seq_item_pkg::*;
import shared_pkg::*;

class RAM_driver extends uvm_driver #(RAM_seq_item);
   `uvm_component_utils (RAM_driver)

   //virtual interface
   virtual RAM_interface RAM_vif;

   //seq item
   RAM_seq_item seq_item;

   //constructor
   function new(string name = "RAM_driver", uvm_component parent = null);
   super.new(name,parent);
```

```
endfunction //new()
        //build phase
        function void build phase(uvm phase phase);
            super.build_phase(phase);
        endfunction
        //run
        task run phase(uvm phase phase);
            super.run_phase(phase);
            forever begin
                seq item = RAM seq item::type id::create("seq item");
                seq_item_port.get_next_item(seq_item);
                RAM vif.rst n = seq item.rst n;
                RAM_vif.din = seq_item.din;
                RAM_vif.rx_valid = seq_item.rx_valid;
                @(negedge RAM_vif.clk);
                seq_item_port.item_done();
            end
        endtask
    endclass //className extends superClass
endpackage
```

RAM Monitor

```
endfunction //new()
        //build
        function void build phase(uvm phase phase);
            super.build_phase(phase);
            mon_ap = new("mon_ap",this);
        endfunction
        //run
        task run_phase(uvm_phase phase);
            super.run_phase(phase);
            forever begin
                seq_item = RAM_seq_item::type_id::create("seq_item");
                @(negedge RAM vif.clk);
                seq_item.rst_n = RAM_vif.rst_n;
                seq_item.rx_valid = RAM_vif.rx_valid;
                seq item.din = RAM vif.din;
                seq_item.dout = RAM_vif.dout;
                seq item.tx valid = RAM vif.tx valid;
                //golden outputs
                seq item.tx valid golden = RAM vif.tx valid golden;
                seq_item.dout_golden = RAM_vif.dout_golden;
                //broadcast
                mon ap.write(seg item);
            end
        endtask
    endclass
endpackage
```

RAM Agent

```
package RAM_agent_pkg;
import uvm_pkg::*;
include "uvm_macros.svh"
import RAM_sqr_pkg::*;
import RAM_driver_pkg::*;
import RAM_monitor_pkg::*;
import RAM_config_pkg::*;
import RAM_seq_item_pkg::*;

class RAM_agent extends uvm_agent;
   `uvm_component_utils(RAM_agent)

//define handles
```

```
RAM_driver agent_driv;
        RAM_sqr agent_sqr;
        RAM_monitor agent_mon;
        RAM_config agent_cfg;
        uvm_analysis_port #(RAM_seq_item) agent_ap;
        //constructor
        function new(string name = "RAM_agent", uvm_component parent = null);
            super.new(name,parent);
        endfunction //new()
        //build phase
        function void build_phase(uvm_phase phase);
            super.build phase(phase);
            //get config pointer to handler
            if(!(uvm_config_db #(RAM_config)::get(this,"","CFG_RAM",agent_cfg)))
begin
               `uvm_fatal("build_phase","can not get the CFG from DB in the
agent")
            end
            //build blocks
            if (agent_cfg.is_active == UVM_ACTIVE) begin
                agent_driv=RAM_driver::type_id::create("agent_driv",this);
                agent_sqr=RAM_sqr::type_id::create("agent_sqr",this);
            end
            agent_mon=RAM_monitor::type_id::create("agent_mon",this);
            agent_ap=new("agent_ap",this);
        endfunction
        //connect phase
        function void connect_phase(uvm_phase phase);
            super.connect_phase(phase);
            if(agent_cfg.is_active == UVM_ACTIVE) begin
                agent driv.seq item port.connect(agent sqr.seq item export);
                agent_driv.RAM_vif = agent_cfg.RAM_vif;
            end
            agent_mon.RAM_vif = agent_cfg.RAM_vif;
            agent_mon.mon_ap.connect(agent_ap);
        endfunction
    endclass //className extends superClass
endpackage
```

RAM Scoreboard

```
package RAM_scoreboard_pkg;
import uvm_pkg::*;
`include "uvm_macros.svh"
import RAM_seq_item_pkg::*;
    class RAM_scoreboard extends uvm_scoreboard;
    `uvm_component_utils(RAM scoreboard)
        //counters
        int error_counter_ram = 0;
        int correct_counter_ram = 0;
        RAM_seq_item seq_item;
        //ports
        uvm_analysis_export #(RAM_seq_item) sb_export;
        uvm_tlm_analysis_fifo #(RAM_seq_item) sb_fifo;
        //constructor
        function new(string name = "RAM_scoreboard", uvm_component parent =
null);
            super.new(name, parent);
        endfunction //new()
        function void build_phase(uvm_phase phase);
            super.build_phase(phase);
            sb_export = new("sb_exprt",this);
            sb_fifo = new("sb_fifo",this);
        endfunction
        //connect
        function void connect_phase(uvm_phase phase);
            super.connect_phase(phase);
            sb_export.connect(sb_fifo.analysis_export);
        endfunction
        //run
        task run_phase(uvm_phase phase);
            super.run_phase(phase);
            forever begin
                sb_fifo.get(seq_item);
                if (seq_item.dout !== seq_item.dout_golden ||
```

```
seq item.tx valid !== seq item.tx valid golden) begin
                    error counter ram++;
                end else begin
                    correct_counter_ram++;
                end
            end
        endtask
        //report
        function void report_phase(uvm_phase phase);
            super.report phase(phase);
            `uvm info("repo phase",$sformatf("RAM correct times:
%0d",correct_counter_ram),UVM_MEDIUM)
            `uvm info("repo phase",$sformatf("RAM error times:
%0d",error_counter_ram),UVM_MEDIUM)
        endfunction
    endclass
endpackage
```

RAM Coverage Collector

```
package RAM collector pkg;
import uvm_pkg::*;
`include "uvm macros.svh"
import RAM seq item pkg::*;
import shared_pkg::*;
    class RAM_collector extends uvm_component;
    `uvm_component_utils(RAM_collector)
        RAM_seq_item seq_item_cvr;
        //ports
        uvm analysis export #(RAM seg item) cvr export;
        uvm_tlm_analysis_fifo #(RAM_seq_item) cvr_fifo;
        //covergroups
        covergroup RAM_cvr;
            din cp: coverpoint seq item cvr.din[9:8] iff(seq item cvr.rst n) {
                bins write_address = {2'b00};
                bins write data = {2'b01};
                bins read_address = {2'b10};
                bins read data
                                 = {2'b11};
                bins write_data_after_write_address = (2'b00 => 2'b01);
                bins read_data_after_read_address = (2'b10 => 2'b11);
```

```
bins full trans = (2'b00 => 2'b01 => 2'b10 => 2'b11);
            rx_valid_CP: coverpoint seq_item_cvr.rx_valid iff(seq_item_cvr.rst_n)
                bins high = \{1\};
                bins low = \{0\};
            tx_valid_CP: coverpoint seq_item_cvr.tx_valid iff(seq_item_cvr.rst_n)
                bins high = \{1\};
                bins low = \{0\};
            din with rx: cross din cp,rx valid CP {
                ignore_bins low_tx = binsof(rx_valid_CP.low);
            din_read_with_tx: cross din_cp,tx_valid_CP {
                option.cross auto bin max = 0;
                bins checked = binsof(din_cp.read_data) &&
binsof(tx_valid_CP.high);
            }
        endgroup
        //constructor
        function new(string name = "RAM collector", uvm component parent = null);
            super.new(name,parent);
            RAM cvr = new;
        endfunction //new()
        //build
        function void build_phase(uvm_phase phase);
            super.build_phase(phase);
            cvr export = new("cvr export",this);
            cvr_fifo = new ("cvr_fifo",this);
        endfunction
        //connect
        function void connect_phase(uvm_phase phase);
            super.connect phase(phase);
            cvr export.connect(cvr fifo.analysis export);
        endfunction
        //run
        task run_phase(uvm_phase phase);
```

• The case where rx_valid = 0 is ignored because, in this state, the RAM does not sample or process din. Only when rx_valid is high does a valid transaction occur, so ignoring the low case ensures coverage reflects active operations only.

RAM Environment

```
package RAM_env pkg;
import uvm pkg::*;
`include "uvm_macros.svh"
import RAM agent pkg::*;
import RAM_collector_pkg::*;
import RAM_scoreboard_pkg::*;
    class RAM_env extends uvm_env;
    `uvm_component_utils(RAM_env)
        //hadles
        RAM_agent ag;
        RAM_collector cvr;
        RAM scoreboard sb;
        //constructor
        function new(string name = "RAM_env", uvm_component parent = null);
            super.new(name,parent);
        endfunction
        //build
        function void build_phase(uvm_phase phase);
            super.build_phase(phase);
            ag = RAM_agent::type_id::create("ag",this);
            cvr = RAM_collector::type_id::create("cvr",this);
            sb = RAM_scoreboard::type_id::create("sb",this);
        endfunction
        //connect
```

RAM Test

```
package RAM test pkg;
import uvm_pkg::*;
`include "uvm macros.svh"
import RAM_env_pkg::*;
import RAM reset seq pkg::*;
import RAM_write_only_seq_pkg::*;
import RAM_read_only_seq_pkg::*;
import RAM write read seq pkg::*;
import RAM_config_pkg::*;
    class RAM test extends uvm test;
    `uvm_component_utils(RAM_test)
        //handles
        RAM env RAM ENV;
        RAM_reset_seq R_seq;
        RAM_write_only_seq Wr_seq;
        RAM_read_only_seq Rd_seq;
        RAM_write_read_seq WR_seq;
        RAM config test cfg;
        virtual RAM_interface RAM_vif;
        //constructor
        function new(string name = "RAM_test", uvm_component parent = null);
             super.new(name,parent);
        endfunction
        //build
        function void build_phase(uvm_phase phase);
            super.build phase(phase);
            RAM_ENV = RAM_env::type_id::create("RAM_env",this);
            R_seq = RAM_reset_seq::type_id::create("R_seq");
            Wr seq = RAM write only seq::type id::create("Wr seq");
            Rd_seq = RAM_read_only_seq::type_id::create("Rd_seq");
```

```
WR_seq = RAM_write_read_seq::type_id::create("WR_seq");
            test cfg = RAM config::type id::create("test cfg");
            //get the virtual interface from db
            if(!(uvm config db #(virtual
RAM interface)::get(this,"","RAM_IF",test_cfg.RAM_vif))) begin
                `uvm_fatal("build phase", "unable to get ALSU interface from DB in
test class");
            end
            //intialize is active var
            test_cfg.is_active = UVM_ACTIVE;
            //SET cfg to the db
            uvm_config_db #(RAM_config)::set(this,"RAM_env*","CFG_RAM",test_cfg);
        endfunction
        //run
        task run_phase(uvm_phase phase);
            super.run_phase(phase);
            phase.raise_objection(this);
            `uvm info("run phase","reset asserted",UVM LOW)
            R_seq.start(RAM_ENV.ag.agent_sqr);
            `uvm_info("run phase","reset deasserted",UVM_LOW)
            `uvm_info("run phase", "stimulas generation started of write only
seq",UVM_LOW)
            Wr seq.start(RAM ENV.ag.agent sqr);
            `uvm_info("run phase", "stimulas generation ended of write only
seq", UVM_LOW)
             `uvm_info("run phase","stimulas generation started of read only
seq", UVM_LOW)
            Rd seq.start(RAM ENV.ag.agent sqr);
            `uvm_info("run phase","stimulas generation ended of read only
seq", UVM LOW)
            `uvm_info("run phase", "stimulas generation started of read-write
seq",UVM_LOW)
            WR seq.start(RAM ENV.ag.agent sqr);
            `uvm_info("run phase", "stimulas generation ended of read-write
seq",UVM_LOW)
            phase.drop_objection(this);
        endtask
    endclass
endpackage
```

RAM Top Module

```
module RAM_top();
import uvm_pkg::*;
`include "uvm_macros.svh"
import RAM_test_pkg::*;
    //clock generation
    bit clk;
    always begin
        #10
        clk = \sim clk;
    end
    //inst of if, design and golden module
     RAM_interface RAM_if(clk);
     //design
     RAM DUT (
     .din(RAM_if.din),
     .clk(clk),
     .rst_n(RAM_if.rst_n),
     .rx_valid(RAM_if.rx_valid),
     .dout(RAM_if.dout),
     .tx_valid(RAM_if.tx_valid)
     );
     //golden module
     RAM_golden golden (
     .din(RAM_if.din),
     .clk(clk),
     .rst_n(RAM_if.rst_n),
     .rx_valid(RAM_if.rx_valid),
     .dout(RAM_if.dout_golden),
     .tx_valid(RAM_if.tx_valid_golden)
     );
     //virtual if to DB and run
     initial begin
        uvm_config_db #(virtual RAM_interface)::set(null,"","RAM_IF",RAM_if);
        run_test("RAM_test");
     end
    //bind
    bind RAM RAM_SVA assertion_mod (
```

```
.din(RAM_if.din),
    .clk(clk),
    .rst_n(RAM_if.rst_n),
    .rx_valid(RAM_if.rx_valid),
    .dout(RAM_if.dout),
    .tx_valid(RAM_if.tx_valid)
    );
endmodule
```

SRC file

```
RAM interface.sv
RAM assertions.sv
RAM.v
RAM golden.sv
shared package.sv
RAM_seq_item.sv
RAM_R_seq.sv
RAM WO seq.sv
RAM_RO_seq.sv
RAM WR seq.sv
RAM sqr.sv
RAM_config.sv
RAM driver.sv
RAM_monitor.sv
RAM_agent.sv
RAM scorboard.sv
RAM collector.sv
RAM_env.sv
RAM test.sv
RAM top.sv
```

Do File

```
vlib work
vlog -f src_files.list +cover -covercells
vsim -voptargs=+acc work.RAM_top -classdebug -uvmcontrol=all -cover
add wave /RAM_top/RAM_if/*
coverage exclude -src RAM.v -line 27
coverage save RAMTB.ucdb -onexit
run -all
vcover report RAMTB.ucdb -details -annotate -all -output coverage_rpt_RAM.txt
```

• We exclude line 27 as there is a default case we won't enter.

Coverage Report

```
Coverage Report by instance with details
Instance: /RAM top/RAM if
Design Unit: work.RAM interface
______
Toggle Coverage:
 Enabled Coverage
                 Bins Hits Misses Coverage
 Toggles
              62
                  62
                       0 100.00%
Toggle Coverage for instance /RAM top/RAM if --
                Node 1H->0L 0L->1H "Coverage"
                clk
                     1
                         1 100.00
              din[9-0]
                            1
                              100.00
                       1
              dout[7-0]
                     1
                          1 100.00
           dout golden[7-0]
                          1
                              1
                                  100.00
                          1 100.00
               rst n
                      1
              rx valid
                      1
                          1 100.00
              tx valid
                       1
                           1 100.00
            tx_valid_golden
                       1 1 100.00
Total Node Count =
                31
Toggled Node Count =
Untoggled Node Count =
Toggle Coverage = 100.00% (62 of 62 bins)
Instance: /RAM top/DUT/assertion mod
Design Unit: work.RAM_SVA
______
Assertion Coverage:
 Assertions
              7 7
                       0 100.00%
         File(Line)
                     Failure
                            Pass
Name
                 Count
                        Count
```

```
/RAM_top/DUT/assertion_mod/assert__read_data_eventually_after_address
          RAM assertions.sv(63)
                                     0
/RAM_top/DUT/assertion_mod/assert__write_data_eventually_after_address
          RAM assertions.sv(55)
                                    0
/RAM_top/DUT/assertion_mod/assert__tx_valid_on_seq
          RAM assertions.sv(47)
/RAM top/DUT/assertion mod/assert tx valid off seq of read add
          RAM assertions.sv(39)
                                     0
/RAM top/DUT/assertion_mod/assert__tx_valid_off_seq_of_wrtie_data
          RAM assertions.sv(31)
/RAM_top/DUT/assertion_mod/assert__tx_valid_off_seq_of_wrtie_add
          RAM assertions.sv(23)
/RAM top/DUT/assertion mod/assert sync reset
          RAM assertions.sv(15)
Directive Coverage:
  Directives
                     7 7 0 100.00%
DIRECTIVE COVERAGE:
                       Design Design Lang File(Line) Hits Status
Name
                    Unit UnitType
/RAM_top/DUT/assertion_mod/cover__read_data_eventually_after_address
                    RAM SVA Verilog SVA RAM assertions.sv(64)
                                      9106 Covered
/RAM top/DUT/assertion mod/cover write data eventually after address
                    RAM SVA Verilog SVA RAM assertions.sv(56)
                                      9125 Covered
/RAM top/DUT/assertion_mod/cover__tx_valid_on_seq
                    RAM SVA Verilog SVA RAM assertions.sv(48)
                                      4613 Covered
/RAM top/DUT/assertion mod/cover tx valid off seq of read add
                    RAM SVA Verilog SVA RAM assertions.sv(40)
                                      9200 Covered
/RAM top/DUT/assertion mod/cover tx valid off seq of wrtie data
                    RAM SVA Verilog SVA RAM assertions.sv(32)
                                      4741 Covered
/RAM top/DUT/assertion mod/cover tx valid off seq of wrtie add
                    RAM SVA Verilog SVA RAM assertions.sv(24)
                                      9230 Covered
/RAM top/DUT/assertion mod/cover sync reset
                    RAM SVA Verilog SVA RAM assertions.sv(16)
```

329 Covered		
Toggle Coverage:		
Enabled Coverage Bins Hits Misses Coverage		
Toggles 44 44 0 100.00%		
======Toggle Details=========		
Toggle Coverage for instance /RAM_top/DUT/assertion_mod		
Node 1H->0L 0L->1H "Coverage"		
clk 1 1 100.00		
din[0-9] 1 1 100.00		
dout[0-7] 1 1 100.00		
rst_n 1 1 100.00		
rx_valid 1 1 100.00		
tx_valid 1 1 100.00		
Total Node Count = 22 Toggled Node Count = 22 Untoggled Node Count = 0		
Toggle Coverage = 100.00% (44 of 44 bins)		
Instance: /RAM top/DUT	=======================================	
Design Unit: work.RAM		
Branch Coverage:	=======================================	
Enabled Coverage Bins Hits Misses Coverage		
Branches 8 8 0 100.00%		
======Branch Details=========		
Branch Coverage for instance /RAM_top/DUT		
Line Item Count Source		
File RAM.v		
IF Branch		
14 30001 Count coming in to IF		
14 1 329 if (~rst_n) begin		

20	1	29672	else begin
Branch tot	alc: 2 hitc	of 2 branches =	
branch tot	ais. 2 iiits	Of 2 braffches -	- 100.00%
			h
21 21	1	29672 (28165	Count coming in to IF if (rx valid) begin
21	•	20103	ii (i.v_valia) begiii
			False Count
Branch tot	ais: 2 nits	of 2 branches =	= 100.00%
		CASE Br	anch
22			Count coming in to CASE
23	1	9321	2'b00 : Wr_Addr <= din[7:0];
24	1	4797	2'b01 : MEM[Wr_Addr] <= din[7:0];
25	1	9314	2'b10 : Rd_Addr <= din[7:0];
26	1	4733	2'b11 : dout <= MEM[Rd_Addr];
Branch tot	als: 4 hits	of 4 branches =	= 100.00%
Expression	_		
Enabled	Coverage	Bins C	overed Misses Coverage
Expressi	ons	3 3	0 100.00%
=======	======	========	Expression Details=========
Expression	Coverage	e for instance /F	RAM_top/DUT
File RAM.	v		
Focused Expression View			
Line 30 Item 1 ((din[9] && din[8]) && rx_valid)			
Expression totals: 3 of 3 input terms covered = 100.00%			
Input Term Covered Reason for no coverage Hint			
din[9]			
din[8]	Υ		
rx_valid	Υ		

Rows:	Hits FEC Target	Non-masking condition(s)
Row 2: Row 3: Row 4: Row 5:	1 din[8]_0 1 din[8]_1 1 rx_valid_0	(rx_valid && din[9]) (din[9] && din[8])
Statement C	Coverage: Coverage Bins	(din[9] && din[8]) S Hits Misses Coverage
		10 0 100.00%
=======		===Statement Details============
Statement C	Coverage for instance	e /RAM_top/DUT
Line I	tem Cou	unt Source
File RAM.v		nodule RAM (din,clk,rst_n,rx_valid,dout,tx_valid);
2		
3	ır	nput [9:0] din;
4	ir	nput clk, rst_n, rx_valid;
5		
6	0	utput reg [7:0] dout;
7	0	utput reg tx_valid;
8		
9	re	eg [7:0] MEM [255:0];
10		
11	r	reg [7:0] Rd_Addr, Wr_Addr;

```
12
  13
            1
                         30001 always @(posedge clk) begin
  14
                               if (~rst_n) begin
                         329
                                    dout <= 0;
  15
            1
                                    tx_valid <= 0;
  16
            1
                         329
  17
           1
                         329
                                    Rd_Addr <= 0;
  18
            1
                         329
                                    Wr Addr <= 0;
  19
                               end
  20
                               else begin
  21
                                 if (rx valid) begin
  22
                                   case (din[9:8])
  23
                         9321
                                         2'b00 : Wr_Addr <= din[7:0];
           1
  24
            1
                         4797
                                         2'b01 : MEM[Wr_Addr] <= din[7:0];
                                         2'b10 : Rd_Addr <= din[7:0];
  25
           1
                         9314
                                         2'b11 : dout <= MEM[Rd_Addr];
  26
           1
                         4733
  27
                                      default : dout <= 0;</pre>
  28
                                   endcase
  29
                                 end
  30
           1
                        29672
                                     tx_valid <= (din[9] && din[8] && rx_valid)? 1'b1:
1'b0;
Toggle Coverage:
                                 Hits Misses Coverage
  Enabled Coverage
                           Bins
```


```
Toggles
               76
                    76
                         0 100.00%
Toggle Coverage for instance /RAM top/DUT --
                 Node
                       1H->0L OL->1H "Coverage"
              Rd Addr[7-0]
                           1
                                   100.00
                                1
              Wr Addr[7-0]
                                1
                                   100.00
                           1
                            1 100.00
                 clk
                       1
                              1 100.00
               din[0-9]
                        1
                             1 100.00
               dout[7-0]
                        1
                             1 100.00
                 rst n
                        1
               rx_valid
                         1
                              1
                                 100.00
                         1
               tx valid
                              1
                                 100.00
Total Node Count =
                 38
Toggled Node Count =
                   38
Untoggled Node Count =
Toggle Coverage
             = 100.00% (76 of 76 bins)
```

Bug Report

- Change line 26 from 2'b11 : dout <= MEM[Wr_Addr]; to 2'b11 : dout <= MEM[Rd_Addr]; as when reading I access memory using read address.
- Change line 30 from tx_valid <= (din[9] && din[8] && rx_valid)? 1'b1 : 1'b0; to tx_valid <= (din[9] && din[8])? 1'b1 : 1'b0; and move it to line 29 (inside if statement) as we assume in case of reading tx_valid is always 1 also adding begin --- end to contain it.

QuestaSim Snippets

Waveform Snippet



Transcript Snippet

```
Do are mainty a reservoin of the TOM lineary that has been compiled

with TOM_COMPRESSATED UND CONTROL OF THE PROPERTY OF THE
```

Code Coverage Report Snippets


Branch

Statement

Toggle




Functional Coverage Report Snippets




Sequential Domain Coverage (Assertion Coverage) Snippets

Cover Directives



Assertions



Assertions' Table

Feature	Assertions
whenever reset is asserted, the output signals (tx_valid and dout) are low	<pre>@(posedge clk) !rst_n => !tx_valid && (dout == 0);</pre>
During address or data input phases (write_add_seq), the tx_valid signal must remain deasserted.	<pre>@(posedge clk) disable iff(!rst_n) (din[9:8] == 2'b00) && (rx_valid == 1) => !tx_valid;</pre>
During address or data input phases (write_data_seq), the tx_valid signal must remain deasserted.	<pre>@(posedge clk) disable iff(!rst_n) (din[9:8] == 2'b01) && (rx_valid == 1) => !tx_valid;</pre>
During address or data input phases (read_add_seq), the tx_valid signal must remain deasserted.	<pre>@(posedge clk) disable iff(!rst_n) (din[9:8] == 2'b10) && (rx_valid == 1) => !tx_valid;</pre>
Whenever a read_data_seq is asserted, the tx_valid signal must rise to indicate valid output and after it rises by one clock cycle, it should eventually fall.	<pre>@(posedge clk) disable iff(!rst_n) (din[9:8] == 2'b11) && (rx_valid == 1) => tx_valid ##1 (!tx_valid)[->1];</pre>
Every Write Address operation must be eventually followed by a Write Data operation.	<pre>@(posedge clk) disable iff(!rst_n) (din[9:8] == 2'b00) && (rx_valid == 1) => (din[9:8] == 2'b01)[->1];</pre>
Every Read Address operation must be eventually followed by a Read Data operation.	<pre>@(posedge clk) disable iff(!rst_n) (din[9:8] == 2'b10) && (rx_valid == 1) => (din[9:8] == 2'b11)[->1];</pre>

Part 3: UVM Environment for SPI Wrapper

SPI Wrapper

```
module WRAPPER (MOSI,MISO,SS_n,clk,rst_n);
input MOSI, SS_n, clk, rst_n;
output MISO;

wire [9:0] rx_data_din;
wire rx_valid;
wire tx_valid;
wire [7:0] tx_data_dout;

RAM RAM_instance (rx_data_din,clk,rst_n,rx_valid,tx_data_dout,tx_valid);
SLAVE SLAVE_instance
(MOSI,MISO,SS_n,clk,rst_n,rx_data_din,rx_valid,tx_data_dout,tx_valid);
endmodule
```

SPI Wrapper Golden

```
module SPI_wrapper_golden (MOSI,MISO,SS_n,clk,rst_n);
    input MOSI, SS_n, clk, rst_n;
    output MISO;

// Internal connection wires between SPI and RAM
    wire [9:0] rx_data;
    wire rx_valid;
    wire [7:0] tx_data;
    wire tx_valid;

SPI_slave_golden SPI_GOLDEN (MOSI, SS_n, clk, rst_n, tx_valid, tx_data, MISO, rx_valid, rx_data);

RAM_golden RAM_GOLDEN (.clk(clk), .rst_n(rst_n), .rx_valid(rx_valid), .din(rx_data), .tx_valid(tx_valid), .dout(tx_data));
endmodule : SPI_wrapper_golden
```

SPI Wrapper interface

```
interface SPI_wrapper_if (clk);
  input bit clk;

logic MOSI, SS_n, rst_n;
  logic MISO, MISO_gold;
endinterface : SPI_wrapper_if
```

SPI Wrapper Assertions' File

```
module SPI_wrapper_sva (MOSI,MISO,SS_n,clk,rst_n);
  input bit MOSI,MISO,SS_n,clk,rst_n;
  property reset_check;
    @(posedge clk) (!rst_n) |=> (!MISO);
  endproperty

  property MISO_stable_check;
    @(posedge clk) disable iff (!rst_n) $fell(SS_n) |=> (SS_n == 1'b0 &&
$stable(MISO)) [*11];
  endproperty

  assert property (reset_check);
  assert property (MISO_stable_check);
  cover property (reset_check);
  cover property (MISO_stable_check);
endmodule : SPI_wrapper_sva
```

Shared Package

```
package shared_pkg;

bit [5:0] count;
bit is_read, have_address_to_read;
int limit;
logic [10:0] keep_arr;

bit write_address_done, write_data_done, read_address_done, read_data_done;
endpackage
```

SPI wrapper seg item.sv

```
package SPI_wrapper_seq_item_pkg;
  import uvm_pkg::*;
  import shared_pkg::*;
  `include "uvm_macros.svh"
```

```
class SPI_wrapper_seq_item extends uvm_sequence_item;
    `uvm_object_utils(SPI_wrapper_seq_item)
   rand logic MOSI, SS n, rst n;
   rand logic [10:0] arr_MOSI;
    logic MISO, MISO gold;
    function new(string name = "SPI_wrapper_seq_item");
        super.new(name);
   endfunction : new
    constraint reset_c {rst_n dist {0 := 2 , 1 := 98};}
    constraint valid_MOSI_command {
        arr_MOSI [10:8] inside {3'b000, 3'b001, 3'b110, 3'b111};
        if (!have_address_to_read) {(arr_MOSI[10:8] != {3'b111});}
    constraint next_op {
        if (write_address_done) {
            soft arr_MOSI[9] == 1'b0;
        else if (read_address_done) {
            soft arr_MOSI[9:8] == 2'b11;
    constraint next_read_data {
        if (read_data_done) {
            soft arr_MOSI[9:8] == 2'b10;
        }
    constraint read after address {
        if(!read_address_done){
            arr_MOSI[9:8] != 2'b11;
        }
   constraint after_write_data {
        if (write_data_done) {
            soft arr_MOSI[9:8] dist {2'b10 := 60 , 2'b00 := 40};
```

```
else if (read data done) {
        soft arr_MOSI[9:8] dist {2'b10 := 40 , 2'b00 := 60};
function void post_randomize();
   if (count == 0) keep_arr = arr_MOSI;
   is_read = (keep_arr [10:8] == 3'b111)? 1:0;
   limit = (is_read)? 23:13;
   SS_n = (count == limit)? 1:0;
   if (keep_arr [10:8] == 3'b110) have_address_to_read = 1'b1;
   if (is_read || (!rst_n)) have_address_to_read = 1'b0;
   if((count > 0) && (count < 12)) begin
       MOSI = keep_arr [11-count];
   end else
   // ram
   if (keep arr [9:8] == 2'b00) write address done = 1;
   else write_address_done = 0;
   if (keep_arr [9:8] == 2'b01) write_data_done = 1;
   else write_data_done = 0;
   if (keep_arr [9:8] == 2'b10) read_address_done = 1;
    else read address done = 0;
   if (keep_arr [9:8] == 2'b11) read_data_done = 1;
   else read data done = 0;
   if (!rst_n) begin
       count = 0;
   end else begin
       if (count == limit) count = 0;
        else count++;
    end
endfunction : post_randomize
```

```
function string convert2string();
    return $sformatf("%s MOSI = %0b, SS_n = %0b, rst_n = %0b, MISO =
%0b",super.convert2string(), MOSI, SS_n, rst_n, MISO);
    endfunction : convert2string

    function string convert2string_stim();
        return $sformatf("%s MOSI = %0b, SS_n = %0b, rst_n =
%0b",super.convert2string(), MOSI, SS_n, rst_n);
    endfunction : convert2string_stim

    endclass : SPI_wrapper_seq_item
endpackage : SPI_wrapper_seq_item_pkg
```

SPI Wrapper Reset Sequence

```
package SPI_wrapper_reset_seq_pkg;
    import uvm pkg::*;
    import SPI wrapper seq item pkg::*;
    `include "uvm macros.svh"
    class SPI wrapper reset seq extends uvm sequence #(SPI wrapper seq item);
        `uvm_object_utils(SPI_wrapper_reset_seq)
        SPI wrapper seq item seq item;
        function new(string name = "SPI_wrapper_reset_seq");
            super.new(name);
        endfunction : new
        task body();
            seq item = SPI wrapper seq item::type id::create("seq item");
            start_item(seq_item);
            seq item.rst n = 0;
            finish_item(seq_item);
        endtask : body
    endclass : SPI_wrapper_reset_seq
endpackage : SPI_wrapper_reset_seq_pkg
```

SPI Wrapper Write Only Sequence

```
package SPI_wrapper_WO_seq_pkg;
    import uvm_pkg::*;
    import SPI_wrapper_seq_item_pkg::*;
    `include "uvm macros.svh"
    class SPI_wrapper_WO_seq extends uvm_sequence #(SPI_wrapper_seq_item);
        `uvm_object_utils(SPI_wrapper_WO_seq)
        SPI_wrapper_seq_item seq_item;
        function new(string name = "SPI_wrapper_W0_seq");
            super.new(name);
        endfunction : new
        task body();
            seq_item = SPI_wrapper_seq_item::type_id::create("seq_item");
            repeat(10000) begin
                start_item(seq_item);
                assert(seq_item.randomize() with {arr_MOSI [9] == 1'b0;});
                finish_item(seq_item);
            end
        endtask : body
    endclass : SPI_wrapper_W0_seq
endpackage : SPI_wrapper_WO_seq_pkg
```

SPI Wrapper RO Sequence

```
package SPI_wrapper_RO_seq_pkg;
  import uvm_pkg::*;
  import SPI_wrapper_seq_item_pkg::*;

  `include "uvm_macros.svh"

  class SPI_wrapper_RO_seq extends uvm_sequence #(SPI_wrapper_seq_item);
  `uvm_object_utils(SPI_wrapper_RO_seq)

  SPI_wrapper_seq_item seq_item;

  function new(string name = "SPI_wrapper_RO_seq");
    super.new(name);
```

```
endfunction : new

task body();
    seq_item = SPI_wrapper_seq_item::type_id::create("seq_item");

    repeat(10000) begin
        start_item(seq_item);
        assert(seq_item.randomize() with {arr_MOSI [9] == 1'b1;});
        finish_item(seq_item);
    end

endtask : body
endclass : SPI_wrapper_RO_seq

endpackage : SPI_wrapper_RO_seq_pkg
```

SPI Wrapper Write Read Sequence

```
package SPI_wrapper_WR_seq_pkg;
    import uvm pkg::*;
    import SPI_wrapper_seq_item_pkg::*;
    `include "uvm macros.svh"
    class SPI wrapper WR seq extends uvm sequence #(SPI wrapper seq item);
        `uvm_object_utils(SPI_wrapper_WR_seq)
        SPI wrapper seq item seq item;
        function new(string name = "SPI_wrapper_WR_seq");
            super.new(name);
        endfunction : new
        task body();
            seq_item = SPI_wrapper_seq_item::type_id::create("seq_item");
            seq_item.next_read_data.constraint_mode(0);
            repeat(10000) begin
                start_item(seq_item);
                assert(seq item.randomize());
                finish_item(seq_item);
            end
        endtask : body
    endclass: SPI wrapper WR seq
endpackage : SPI_wrapper_WR_seq_pkg
```

SPI Wrapper Sequencer

```
package SPI_wrapper_seqr_pkg;
   import uvm_pkg::*;
   import SPI_wrapper_seq_item_pkg::*;

   `include "uvm_macros.svh"

   class SPI_wrapper_seqr extends uvm_sequencer #(SPI_wrapper_seq_item);
       `uvm_component_utils(SPI_wrapper_seqr)

       function new(string name = "SPI_wrapper_seqr" , uvm_component parent = null);
       super.new(name , parent);
       endfunction : new
   endclass : SPI_wrapper_seqr
endpackage : SPI_wrapper_seqr_pkg
```

SPI Wrapper Configuration Object

```
package SPI_wrapper_config_pkg;
  import uvm_pkg::*;
  `include "uvm_macros.svh"

class SPI_wrapper_config extends uvm_object;
      `uvm_object_utils(SPI_wrapper_config)

    virtual SPI_wrapper_if wrapper_if;
      uvm_active_passive_enum is_active;

    function new(string name = "SPI_wrapper_config");
        super.new(name);
    endfunction : new

endclass : SPI_wrapper_config
endpackage : SPI_wrapper_config_pkg
```

SPI Wrapper Driver

```
package SPI_wrapper_driver_pkg;
  import SPI_wrapper_seq_item_pkg::*;
  import uvm_pkg::*;
  `include "uvm_macros.svh"
```

```
class SPI wrapper driver extends uvm driver #(SPI wrapper seq item);
        `uvm_component_utils(SPI_wrapper_driver)
        virtual SPI wrapper if wrapper if;
        SPI_wrapper_seq_item seq_item;
        function new(string name = "SPI_wrapper_driver" , uvm_component parent =
null);
            super.new(name,parent);
        endfunction : new
        function void build phase(uvm phase phase);
            super.build phase(phase);
        endfunction : build phase
        task run_phase(uvm_phase phase);
            super.run phase(phase);
            forever begin
                seq item = SPI wrapper seq item::type id::create("seq item");
                seq_item_port.get_next_item(seq_item);
                wrapper if.MOSI = seq item.MOSI;
                wrapper_if.SS_n = seq_item.SS_n;
                wrapper if.rst n = seq item.rst n;
                @(negedge wrapper if.clk);
                seq_item_port.item_done();
                `uvm_info("run_phase" , seq_item.convert2string_stim(), UVM_HIGH)
            end
        endtask : run_phase
    endclass : SPI wrapper driver
endpackage : SPI wrapper driver pkg
```

SPI Wrapper Monitor

```
package SPI_wrapper_mon_pkg;
import uvm_pkg::*;
import SPI_wrapper_seq_item_pkg::*;

`include "uvm_macros.svh"

class SPI_wrapper_mon extends uvm_monitor;
   `uvm_component_utils(SPI_wrapper_mon)
```

```
virtual SPI wrapper if wrapper if;
        SPI_wrapper_seq_item seq_item;
        uvm analysis port #(SPI wrapper seq item) mon ap;
        function new(string name = "SPI_wrapper_mon" , uvm_component parent =
null);
            super.new(name , parent);
        endfunction : new
        function void build phase(uvm phase phase);
            super.build phase(phase);
            mon_ap = new("mon_ap",this);
        endfunction : build phase
        task run phase(uvm phase phase);
            super.run_phase(phase);
            forever begin
                seq_item = SPI_wrapper_seq_item::type_id::create("seq_item");
               @(negedge wrapper_if.clk);
               seq_item.rst_n
                                 = wrapper if.rst n;
               seq item.MOSI = wrapper if.MOSI;
               seq_item.SS_n
                                 = wrapper_if.SS n;
               seg item.MISO = wrapper if.MISO;
                seq_item.MISO_gold = wrapper_if.MISO_gold;
               mon ap.write(seq item);
                `uvm_info("run_phase" , seq_item.convert2string(), UVM_HIGH)
            end
        endtask : run_phase
    endclass : SPI wrapper mon
endpackage : SPI wrapper mon pkg
```

SPI Wrapper Agent

```
package SPI_wrapper_agent_pkg;
  import uvm_pkg::*;
  import SPI_wrapper_seqr_pkg::*;
  import SPI_wrapper_driver_pkg::*;
  import SPI_wrapper_mon_pkg::*;
  import SPI_wrapper_config_pkg::*;
  import SPI_wrapper_seq_item_pkg::*;
```

```
include "uvm macros.svh"
    class SPI_wrapper_agent extends uvm_agent;
        `uvm component utils(SPI wrapper agent);
        SPI wrapper segr segr;
        SPI wrapper driver drv;
        SPI_wrapper_mon mon;
        SPI wrapper config cfg;
        uvm_analysis_port #(SPI_wrapper_seq_item) agt_ap;
        function new(string name = "SPI_wrapper_agent" , uvm_component parent =
null);
            super.new(name, parent);
        endfunction : new
        function void build_phase(uvm_phase phase);
            super.build phase(phase);
            uvm_config_db#(SPI_wrapper_config)::get(this, "", "CFG", cfg);
            mon = SPI_wrapper_mon::type_id::create("mon",this);
            if (cfg.is_active == UVM_ACTIVE) begin
                seqr = SPI wrapper seqr::type id::create("seqr",this);
                drv = SPI_wrapper_driver::type_id::create("drv",this);
            end
            agt_ap = new("agt_ap",this);
        endfunction : build phase
        function void connect phase(uvm phase phase);
            super.connect_phase(phase);
            mon.wrapper if = cfg.wrapper if;
            mon.mon_ap.connect(agt_ap);
            if (cfg.is active == UVM ACTIVE) begin
                drv.wrapper if = cfg.wrapper if;
                drv.seq_item_port.connect(seqr.seq_item_export);
            end
        endfunction : connect phase
    endclass : SPI_wrapper_agent
endpackage : SPI wrapper_agent_pkg
```

SPI Wrapper Scoreboard

```
package SPI_wrapper_scoreboard_pkg;
    import uvm_pkg::*;
    import SPI_wrapper_seq_item_pkg::*;
    `include "uvm macros.svh"
    class SPI wrapper scoreboard extends uvm scoreboard;
        `uvm_component_utils(SPI_wrapper_scoreboard)
        uvm analysis export #(SPI wrapper seg item) sb exp;
        uvm_tlm_analysis_fifo #(SPI_wrapper_seq_item) sb_fifo;
        SPI_wrapper_seq_item seq_item;
        int correct_count = 0 , error_count = 0;
        function new(string name = "SPI_wrapper_scoreboard" , uvm_component
parent = null);
            super.new(name,parent);
        endfunction : new
        function void build_phase(uvm_phase phase);
            super.build phase(phase);
            sb_exp = new("sb_exp",this);
            sb_fifo = new("sb_fifo",this);
        endfunction : build_phase
        function void connect phase(uvm phase phase);
            super.connect_phase(phase);
            sb exp.connect(sb fifo.analysis export);
        endfunction : connect_phase
        task run_phase(uvm_phase phase);
            super.run_phase(phase);
            forever begin
                sb_fifo.get(seq_item);
                if(seq_item.MISO === seq_item.MISO_gold)
                    correct_count++;
                else begin
                    error count++;
                    $display("time:%0t SS n =%b dut out = %b , ref out =
%b",$time,seq_item.SS_n,seq_item.MISO,seq_item.MISO_gold);
                end
            end
```

SPI Wrapper Coverage Collector

```
package SPI_wrapper_cover_collect_pkg;
    import uvm pkg::*;
    import SPI_wrapper_seq_item_pkg::*;
    `include "uvm macros.svh"
    class SPI_wrapper_cover collect extends uvm component;
        `uvm_component_utils(SPI_wrapper_cover_collect)
        uvm analysis export #(SPI wrapper seq item) cov exp;
        uvm tlm analysis fifo #(SPI wrapper seg item) cov fifo;
        SPI wrapper seq item seq item;
        covergroup cg();
        endgroup : cg
        function new(string name = "SPI_wrapper_cover_collect" , uvm_component
parent = null);
            super.new(name,parent);
            cg = new();
        endfunction : new
        function void build phase(uvm phase phase);
            super.build_phase(phase);
            cov_exp = new("cov_exp",this);
            cov_fifo = new("cov_fifo",this);
        endfunction : build_phase
        function void connect_phase(uvm_phase phase);
            super.connect_phase(phase);
            cov exp.connect(cov fifo.analysis export);
        endfunction : connect phase
```

SPI Wrapper Environment

```
package SPI_wrapper_env_pkg;
import SPI_wrapper_cover_collect_pkg::*;
import SPI wrapper scoreboard pkg::*;
import SPI wrapper agent pkg::*;
import uvm_pkg::*;
`include "uvm_macros.svh"
class SPI wrapper env extends uvm env;
  `uvm_component_utils(SPI_wrapper_env)
  SPI wrapper scoreboard sb;
  SPI_wrapper_cover_collect cov;
  SPI_wrapper_agent agt;
  function new(string name = "SPI_wrapper_env" , uvm_component parent = null);
    super.new(name,parent);
  endfunction : new
  function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    sb = SPI wrapper scoreboard::type id::create("sb",this);
    cov = SPI_wrapper_cover_collect::type_id::create("cov",this);
    agt = SPI_wrapper_agent::type_id::create("agt",this);
  endfunction : build_phase
  function void connect phase(uvm phase phase);
    super.connect_phase(phase);
    agt.agt ap.connect(sb.sb exp);
    agt.agt_ap.connect(cov.cov_exp);
  endfunction : connect phase
endclass : SPI wrapper env
endpackage : SPI_wrapper_env_pkg
```

SPI Wrapper Test

```
package SPI_wrapper_test_pkg;
import SPI_wrapper_env_pkg::*;
import SPI wrapper config pkg::*;
import SPI_wrapper_reset_seq_pkg::*;
import SPI_wrapper_WO_seq_pkg::*;
import SPI_wrapper_RO_seq_pkg::*;
import SPI_wrapper_WR_seq_pkg::*;
import SPI_slave_config_pkg::*;
import SPI_slave_env_pkg::*;
import RAM_config_pkg::*;
import RAM env pkg::*;
import uvm_pkg::*;
`include "uvm_macros.svh"
class SPI_wrapper_test extends uvm_test;
  `uvm_component_utils(SPI_wrapper_test)
  virtual SPI_wrapper_if wrapper_if;
  virtual RAM interface ram if;
  virtual SLAVE interface spi if;
  SPI wrapper env wrapper env;
  SPI wrapper config wrapper_cfg;
  RAM env ram env;
  RAM_config ram_cfg;
  SPI_slave_env spi_env;
  SPI_slave_config spi_cfg;
  SPI_wrapper_reset_seq reset_seq;
  SPI_wrapper_WO_seq write_seq;
  SPI_wrapper_RO_seq read_seq;
  SPI_wrapper_WR_seq write_read_seq;
  function new(string name = "SPI_wrapper_test" , uvm_component parent = null);
    super.new(name,parent);
  endfunction : new
```

```
function void build phase(uvm phase phase);
    super.build_phase(phase);
    wrapper env = SPI wrapper env::type id::create("wrapper env",this);
    wrapper_cfg = SPI_wrapper_config::type_id::create("wrapper_cfg");
    ram env = RAM env::type id::create("ram env",this);
    ram_cfg = RAM_config::type_id::create("ram_cfg");
    spi_env = SPI_slave_env::type_id::create("spi_env",this);
    spi_cfg = SPI_slave_config::type_id::create("spi_cfg");
    write_seq = SPI_wrapper_WO_seq::type_id::create("write_seq");
    reset seq = SPI wrapper reset seq::type id::create("reset seq");
    read_seq = SPI_wrapper_RO_seq::type_id::create("read_seq");
    write_read_seq = SPI_wrapper_WR_seq::type_id::create("write_read_seq");
    if(!uvm_config_db#(virtual SPI_wrapper_if)::get(this, "", "inter",
wrapper cfg.wrapper if))
      `uvm_fatal("build_phase" , "error test");
    if(!uvm_config_db#(virtual RAM_interface)::get(this, "", "RAM_if",
ram_cfg.RAM_vif))
      `uvm_fatal("build_phase" , "error test");
    if(!uvm_config_db#(virtual SLAVE_interface)::get(this, "", "Slave_if",
spi_cfg.SPI_slave_vif))
      'uvm_fatal("build_phase" , "error test");
    wrapper_cfg.is_active = UVM_ACTIVE;
    ram cfg.is active = UVM PASSIVE;
                        = UVM_PASSIVE;
    spi_cfg.is_active
   uvm_config_db#(SPI_wrapper_config)::set(this, "*", "CFG", wrapper_cfg);
    uvm_config_db#(RAM_config)::set(this, "*", "CFG_RAM", ram_cfg);
    uvm_config_db#(SPI_slave_config)::set(this, "*", "CFG_slave", spi_cfg);
  endfunction : build phase
  task run_phase(uvm_phase phase);
    super.run_phase(phase);
    phase.raise objection(this);
    reset_seq.start(wrapper_env.agt.seqr);
    write_seq.start(wrapper_env.agt.seqr);
    read_seq.start(wrapper_env.agt.seqr);
    write_read_seq.start(wrapper_env.agt.seqr);
```

```
phase.drop_objection(this);
endtask : run_phase
endclass: SPI_wrapper_test
endpackage : SPI_wrapper_test_pkg
```

top.sv

```
import uvm pkg::*;
import SPI_wrapper_test_pkg::*;
`include "uvm macros.svh"
module top();
 bit clk;
 // Clock generation
 initial begin
    forever #10 clk = ~clk;
  end
 // Instantiate the interface and DUT
 SPI_wrapper_if wrapper_if (clk);
  RAM interface ram if (clk);
  SLAVE_interface spi_if (clk);
 WRAPPER
                     DUT
                           (wrapper if.MOSI,
wrapper if.MISO,
                     wrapper_if.SS_n, wrapper_if.clk, wrapper_if.rst_n);
  SPI_wrapper_golden GOLDEN (wrapper_if.MOSI, wrapper_if.MISO_gold,
wrapper_if.SS_n, wrapper_if.clk, wrapper_if.rst_n);
 bind WRAPPER RAM_SVA sva_RAM_inst (.din(DUT.rx_data_din), .clk(wrapper_if.clk),
.rst_n(wrapper_if.rst_n),
                                     .rx valid(DUT.rx valid),
.dout(DUT.tx_data_dout), .tx_valid(DUT.tx_valid));
  bind WRAPPER SPI_wrapper_sva sva_WRAPPER_inst (wrapper_if.MOSI,
wrapper_if.MISO, wrapper_if.SS_n, wrapper_if.clk, wrapper_if.rst_n);
  assign ram_if.rst_n
                              = DUT.rst_n;
  assign ram_if.din
                               = DUT.rx_data_din;
  assign ram if.rx valid
                              = DUT.rx valid;
  assign ram_if.dout
                               = DUT.tx_data_dout;
 assign ram if.tx valid = DUT.tx valid;
```

```
assign ram if.dout golden = GOLDEN.tx data;
  assign ram if.tx valid golden = GOLDEN.tx valid;
  assign spi if.rst n
                              = DUT.rst n;
  assign spi_if.MOSI
                              = DUT.MOSI;
  assign spi_if.SS_n
                              = DUT.SS n;
                             = DUT.rx valid;
  assign spi if.rx valid
  assign spi_if.rx_data
                             = DUT.rx_data_din;
  assign spi_if.tx_valid
                             = DUT.tx valid;
  assign spi_if.tx_data
                             = DUT.tx_data_dout;
  assign spi_if.MISO
                             = DUT.MISO;
 assign spi if.MISO golden = GOLDEN.MISO;
  assign spi_if.rx_data_golden = GOLDEN.rx_data;
  assign spi if.rx valid golden = GOLDEN.rx valid;
 initial begin
   // Set the virtual interface for the uvm test
   uvm_config_db#(virtual SPI_wrapper_if)::set(null, "uvm_test_top", "inter",
wrapper if);
    uvm_config_db#(virtual RAM_interface)::set(null, "uvm_test_top", "RAM_if",
ram_if);
   uvm config db#(virtual SLAVE interface)::set(null, "uvm test top",
"Slave_if", spi_if);
   run_test("SPI_wrapper_test");
 end
endmodule
```

SRC File

```
SPI slave.sv
RAM.v
SPI wrapper.v
SPI slave golden.sv
RAM golden.sv
SPI wrapper golden.v
SPI slave interface.sv
RAM interface.sv
SPI_wrapper_if.sv
RAM assertions.sv
SPI wrapper sva.sv
shared_pkg.sv
SPI_slave_seq_item.sv
RAM seg item.sv
SPI_wrapper_seq_item.sv
SPI_slave_R_seq.sv
SPI slave M seq.sv
RAM_R_seq.sv
RAM WO seq.sv
RAM_RO_seq.sv
RAM WR seq.sv
SPI_wrapper_reset_seq.sv
SPI wrapper WO seq.sv
SPI_wrapper_RO_seq.sv
SPI_wrapper_WR_seq.sv
SPI slave sqr.sv
RAM_sqr.sv
SPI wrapper seqr.sv
SPI slave config.sv
RAM config.sv
SPI_wrapper_config.sv
SPI slave driver.sv
RAM_driver.sv
SPI wrapper driver.sv
SPI_slave_monitor.sv
RAM monitor.sv
SPI_wrapper_mon.sv
SPI slave agent.sv
RAM_agent.sv
SPI_wrapper_agent.sv
SPI slave scoreboard.sv
RAM_scorboard.sv
```

```
SPI_wrapper_scoreboard.sv
SPI_slave_collector.sv
SPI_wrapper_cover_collect.sv
RAM_collector.sv
SPI_slave_env.sv
RAM_env.sv
SPI_wrapper_env.sv
SPI_wrapper_test.sv
top.sv
```

Do File

```
vlib work
vlog -f src_files.list +define+SIM +cover -covercells
vsim -voptargs=+acc work.top -classdebug -uvmcontrol=all -cover -sv_seed random
add wave /top/wrapper_if/*
coverage exclude -src RAM.v -line 27
coverage exclude -src SPI_slave.sv -line 37
coverage exclude -src SPI_slave.sv -line 38
coverage exclude -src SPI_slave.sv -line 69
coverage exclude -src SPI_slave.sv -line 129
coverage save top.ucdb -onexit -du WRAPPER
run -all
vcover report top.ucdb -details -annotate -all -output coverage_rpt.txt
coverage report -detail -cvg -directive -comments -output {fcover_report.txt} {}
```

- We exclude line 27 as there is a default case we won't enter.
- Excluding lines 37 and 38 as SS_n never goes high when we are in CHK_CMD so we don't enter the if statement of it.
- We add default case and Exclude it (lines 69,129) as we don't enter the default case and we did that to avoid all false statement.

Coverage Report

Code Coverage Report

Coverage Report by insta	ance with details
=== Instance: /\top#DU	T/RAM instance
=== Design Unit: work.R	_
Branch Coverage:	
Enabled Coverage	Bins Hits Misses Coverage
Branches	8 8 0 100.00%
============	=======Branch Details====================================
Branch Coverage for inst	tance /\top#DUT /RAM_instance
Line Item	Count Source
File RAM.v	IC Dranab
14	IF Branch 15069 Count coming in to IF
14 1	599 if (~rst_n) begin
20 1	14470 else begin
Branch totals: 2 hits of 2	branches = 100.00%
	IF Branch
21	14470 Count coming in to IF
21 1	3306 if (rx_valid) begin
	11164 All False Count
Branch totals: 2 hits of 2	
	CASE Branch
22	3306 Count coming in to CASE
23 1	1303 2'b00 : Wr_Addr <= din[7:0];
24 1	662 2'b01 : MEM[Wr_Addr] <= din[7:0];
25 1	771 2'b10 : Rd_Addr <= din[7:0];
26 1	570 2'b11 : dout <= MEM[Rd_Addr];

Branch totals: 4 hits of 4 branches = 100.00%
Expression Coverage: Enabled Coverage Bins Covered Misses Coverage
Expressions 2 2 0 100.00%
=========Expression Details====================================
Expression Coverage for instance /\top#DUT /RAM_instance -
File RAM.vFocused Expression View Line 29 Item 1 (din[9] && din[8]) Expression totals: 2 of 2 input terms covered = 100.00% Input Term Covered Reason for no coverage Hint
din[9] Y din[8] Y
Rows: Hits FEC Target Non-masking condition(s)
Row 1: 1 din[9]_0 - Row 2: 1 din[9]_1 din[8] Row 3: 1 din[8]_0 din[9] Row 4: 1 din[8]_1 din[9]
Statement Coverage: Enabled Coverage Bins Hits Misses Coverage
Statements 10 10 0 100.00%
======================================
Statement Coverage for instance /\top#DUT /RAM_instance -
Line Item Count Source

File RAI	M.v	module RAM (din,clk,rst_n,rx_valid,dout,tx_valid);
2		
3		input [9:0] din;
4		input clk, rst_n, rx_valid;
5		
6		output reg [7:0] dout;
7		output reg tx_valid;
8		
9		reg [7:0] MEM [255:0];
10		
11		reg [7:0] Rd_Addr, Wr_Addr;
12		
13	1	15069 always @(posedge clk) begin
14		if (~rst_n) begin
15	1	599 dout <= 0;
16	1	599 tx_valid <= 0;
17	1	599 Rd_Addr <= 0;
18	1	599 Wr_Addr <= 0;
19		end
20		else begin
21		if (rx_valid) begin
22		case (din[9:8])

```
23
         1
                     1303
                                  2'b00 : Wr_Addr <= din[7:0];
 24
                                  2'b01 : MEM[Wr_Addr] <= din[7:0];
          1
                     662
 25
         1
                     771
                                  2'b10 : Rd_Addr <= din[7:0];
 26
         1
                     570
                                  2'b11 : dout <= MEM[Rd Addr];
 27
                               default : dout <= 0;</pre>
 28
                              endcase
 29
         1
                     3306
                                tx valid <= (din[9] && din[8])? 1'b1 : 1'b0;
Toggle Coverage:
 Enabled Coverage
                      Bins
                            Hits Misses Coverage
                        76
                              0 100.00%
 Toggles
                  76
Toggle Coverage for instance /\top#DUT /RAM_instance -
                    Node
                           1H->0L 0L->1H "Coverage"
                 Rd Addr[7-0]
                                1
                                      1
                                          100.00
                 Wr Addr[7-0]
                                      1
                                1
                                          100.00
                     clk
                           1
                                 1 100.00
                  din[0-9]
                             1
                                       100.00
                                   1
                  dout[7-0]
                             1
                                  1 100.00
                    rst n
                            1
                                   1
                                     100.00
                  rx valid
                             1
                                   1 100.00
                                       100.00
                  tx valid
                             1
                                   1
Total Node Count =
Toggled Node Count =
                      38
Untoggled Node Count =
Toggle Coverage = 100.00% (76 of 76 bins)
=== Instance: /\top#DUT /SLAVE_instance
```

```
=== Design Unit: work.SLAVE
Assertion Coverage:
 Assertions
                  12
                        12
                             0 100.00%
           File(Line)
                          Failure
Name
                                  Pass
                     Count
                             Count
/\top#DUT /SLAVE instance/assert READ DATA to IDLE
        SPI slave.sv(264)
                            0
/\top#DUT /SLAVE instance/assert READ ADD to IDLE
        SPI slave.sv(254)
                             0
/\top#DUT /SLAVE instance/assert WRITE to IDLE
        SPI slave.sv(244)
/\top#DUT /SLAVE_instance/assert__CHK_CMD_to_READ_DATA
        SPI slave.sv(234) 0 1
/\top#DUT /SLAVE instance/assert CHK CMD to READ ADD
         SPI slave.sv(226)
                            0
\top#DUT /SLAVE_instance/assert__CHK_CMD_to_WRITE
        SPI slave.sv(218)
                         0
/\top#DUT /SLAVE_instance/assert__IDLE_to_CHK_CMD
         SPI slave.sv(208)
                            0
/\top#DUT /SLAVE_instance/assert__read_data_comm
        SPI slave.sv(195)
                          0
/\top#DUT /SLAVE_instance/assert__read_address_comm
        SPI slave.sv(187) 0
/\top#DUT /SLAVE_instance/assert__write_data_comm
        SPI slave.sv(179)
                           0
/\top#DUT /SLAVE instance/assert write address comm
        SPI slave.sv(171)
                            0
/\top#DUT /SLAVE instance/assert sync reset
         SPI slave.sv(143)
Branch Coverage:
 Enabled Coverage Bins Hits Misses Coverage
                  Branches
Branch Coverage for instance \top#DUT /SLAVE instance
 Line
        Item
                     Count Source
File SPI slave.sv
            ------IF Branch-----
```

20		8602	Count coming in to IF						
20	1	600	if (~rst_n) begin						
			· - / - 6						
23	1	8002	else begin						
Branch tota	Branch totals: 2 hits of 2 branches = 100.00%								
			Branch						
29		22543	· · · · · · · · · · · · · · · · · · ·						
30	1	4119	IDLE : begin						
36	1	3265	CHV CMD : hogin						
30	1	3203	CHK_CMD : begin						
50	1	7770	WRITE : begin						
50	1	7770	With L. Degin						
56	1	3791	READ ADD : begin						
33	-	0,01	(12, 13 <u>-</u> , 13-2 ; 3-38						
62	1	3598	READ DATA: begin						
			_						
Branch tota	als: 5 hits of	5 branche	es = 100.00%						
		IF Bra	nch						
31		4119	Count coming in to IF						
31	1	1656	if (SS_n)						
33	1	2463	else						
Branch tot	als: 2 hits of	2 branche	es = 100.00%						
		15.0							
			nch						
37	1	3265	Count coming in to IF						
39	1	3265	else begin						
Branch tot	als: 1 hit of	1 hranch –	100 00%						
Dianeii tot	uis. I filt UI	I Didilcii -	100.0070						
		IF Bra	ınch						
40		3265	Count coming in to IF						
40	1	1756	if (~MOSI)						
42	1	1509	else begin						
Branch tot	als: 2 hits of	2 branche	es = 100.00%						
		IF Bra	ınch						

43	1509	Count coming in to IF	
	1 1127	if (!received_addres	cc)
43	1 1127	ii (!receiveu_addres	55)
45	1 382	else	
45	1 382	eise	
Dyon ob totals	o. 2 hita of 2 haanaha	20 - 100 000/	
Branch totals	s: 2 hits of 2 branche	25 = 100.00%	
	IE D		
		inch	
51		Count coming in to IF	
51	1 1017	if (SS_n)	
53	1 6753	else	
Branch totals	s: 2 hits of 2 branche	es = 100.00%	
	IF Bra	ınch	
57	3791	Count coming in to IF	
57	1 400	if (SS_n)	
		(es,	
59	1 3391	else	
33	3331	Cisc	
Pranch total	s: 2 hits of 2 branche	os = 100 00%	
Branch totals	S. Z MILS OF Z Dranche	25 = 100.00%	
	IE D	an ala	
		inch	
63		Count coming in to IF	
63	1 239	if (SS_n)	
65	1 3359	else	
Branch totals	s: 2 hits of 2 branche	es = 100.00%	
	IF Bra	ınch	
74	30001	Count coming in to IF	
	1 600	if (~rst_n) begin	
		(100) 208	
80	1 29401	else begin	
	23401	CISC DEGITI	
Dranch tatal	s: 2 hits of 2 branche	05 = 100 00%	
Branch totals	s. 2 mils of 2 branche	25 – 100.00%	
	0.0-		
		Branch	
81	29401	Count coming in to CASE	
82	1 2169	IDLE : begin	

88	1	13381	WRITE : begin				
97	1	5277	READ_ADD : begin				
107	1	6446	READ_DATA : begin				
Branch tota	als: 5	nits of 5 branches = 10	00.00%				
		IE Branch					
89			nt coming in to IF				
89	1	11369	if (counter > 0) begin				
93	1	2012	else begin				
Branch tota	als: 2	nits of 2 branches = 10	0.00%				
		IE Branch					
98			nt coming in to IF				
98	1	4487	if (counter > 0) begin				
98		4407	ii (counter > 0) begiii				
102	1	790	else begin				
Branch tota	alce 2	nits of 2 branches - 10	nn nn%				
Branch totals: 2 hits of 2 branches = 100.00%							
		IF Rranch					
108			nt coming in to IF				
108	1	2552	if (tx_valid) begin				
108		2332	ii (tx_valid) begiii				
118	1	3894	else begin				
Branch tota	alc· 2	nits of 2 branches = 10	00 00%				
Dianen tota	J. Z	ind of 2 branches – 10					
		IF Branch					
110			nt coming in to IF				
110	1	2079	if (counter > 0) beg	in			
			(55 55) 7 5 6				
114	1	473	else begin				
Branch tota	als: 2	nits of 2 branches = 10	00.00%				
		IE Branch					
119			nt coming in to IF				
119	1	3316	if (counter > 0 && '	rx valid) hegin			
113		3310	ii (counter > 0 &&	TY_valid) pegili			

```
123 1
                     578
                                  else begin
Branch totals: 2 hits of 2 branches = 100.00%
Condition Coverage:
 Enabled Coverage Bins Covered Misses Coverage
              5 5 0 100.00%
 Conditions
=======Condition
Details=============
Condition Coverage for instance /\top#DUT /SLAVE_instance -
File SPI_slave.sv
-----Focused Condition View------
Line
      89 Item 1 (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%
  Input Term Covered Reason for no coverage Hint
(counter > 0) Y
  Rows: Hits FEC Target Non-masking condition(s)
Row 1: 1 (counter > 0)_0 -
Row 2: 1 (counter > 0) 1 -
-----Focused Condition View-----
Line
      98 Item 1 (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%
  Input Term Covered Reason for no coverage Hint
(counter > 0) Y
         Hits FEC Target Non-masking condition(s)
  Rows:
Row 1: 1 (counter > 0) 0 -
Row 2: 1 (counter > 0)_1 -
 -----Focused Condition View------
```

```
110 Item 1 (counter > 0)
Line
Condition totals: 1 of 1 input term covered = 100.00%
  Input Term Covered Reason for no coverage Hint
(counter > 0)
        Hits FEC Target Non-masking condition(s)
  Rows:
 Row 1: 1 (counter > 0)_0
Row 2: 1 (counter > 0)_1
-----Focused Condition View-----
      119 Item 1 ((counter > 0) && ~rx valid)
Line
Condition totals: 2 of 2 input terms covered = 100.00%
  Input Term Covered Reason for no coverage Hint
(counter > 0) Y
   rx valid
  Rows: Hits FEC Target Non-masking condition(s)
Row 1: 1 (counter > 0)_0
 Row 2: 1 (counter > 0)_1 ^{rx}_valid
Row 3: 1 rx_valid_0 (counter > 0)
Row 4: 1 rx_valid_1 (counter > 0)
Directive Coverage:
            12 12 0 100.00%
 Directives
DIRECTIVE COVERAGE:
                       Design Design Lang File(Line) Hits Status
Name
                    Unit UnitType
/\top#DUT /SLAVE instance/cover READ DATA to IDLE
                    SLAVE Verilog SVA SPI_slave.sv(265)
                                      227 Covered
/\top#DUT /SLAVE instance/cover READ ADD to IDLE
                    SLAVE Verilog SVA SPI_slave.sv(255)
                                      382 Covered

∧top#DUT /SLAVE instance/cover WRITE to IDLE
```

```
SLAVE Verilog SVA SPI slave.sv(245)
                                     972 Covered
/\top#DUT /SLAVE instance/cover CHK CMD to READ DATA
                   SLAVE Verilog SVA SPI_slave.sv(235)
                                     366 Covered
/\top#DUT /SLAVE_instance/cover__CHK_CMD_to_READ_ADD
                   SLAVE Verilog SVA SPI_slave.sv(227)
                                     482 Covered
/\top#DUT /SLAVE instance/cover CHK CMD to WRITE
                   SLAVE Verilog SVA SPI_slave.sv(219)
                                    1238 Covered
/\top#DUT /SLAVE_instance/cover__IDLE_to_CHK_CMD
                   SLAVE Verilog SVA SPI_slave.sv(209)
                                    2128 Covered
/\top#DUT /SLAVE_instance/cover__read_data_comm
                   SLAVE Verilog SVA SPI slave.sv(196)
                                     234 Covered
/\top#DUT /SLAVE instance/cover read address comm
                   SLAVE Verilog SVA SPI_slave.sv(188)
                                     209 Covered
/\top#DUT /SLAVE_instance/cover__write_data_comm
                   SLAVE Verilog SVA SPI_slave.sv(180)
                                     246 Covered
/\top#DUT /SLAVE_instance/cover__write_address_comm
                   SLAVE Verilog SVA SPI slave.sv(172)
                                     504 Covered
/\top#DUT /SLAVE instance/cover sync reset
                   SLAVE Verilog SVA SPI slave.sv(144)
                                     600 Covered
FSM Coverage:
  Enabled Coverage
                  Bins Hits Misses Coverage
  FSM States
                     5
                                0 100.00%
  FSM Transitions
                      7 7
                                  0 100.00%
FSM Coverage for instance /\top#DUT /SLAVE instance -
FSM ID: cs
  Current State Object : cs
  State Value MapInfo:
```

Line	State Name	Value
20		
30 36	IDLE CHK CMD	0 2
	READ DATA	
	READ_ADD	3
50	WRITE	1
Cove	red States :	
	 State F	Hit count
	IDLE	
	CHK_CMD	
	READ_DATA	
	READ_ADD WRITE	9/1 2500
Cove	red Transitions	
Line	Trans_ID	Hit_count Transition
34	0	2169 IDLE -> CHK_CMD
46	1	377 CHK_CMD -> READ_DATA
44		489 CHK_CMD -> READ_ADD
41	3	1262 CHK_CMD -> WRITE
64		377 READ_DATA -> IDLE
58 52	6 7	489 READ_ADD -> IDLE 1261 WRITE -> IDLE
32	,	1201 WHILE -> IDLE
Sumr	nary	Bins Hits Misses Coverage
	✓ States	5 5 0 100.00%
	M Transitions	7 7 0 100.00%
	ent Coverage: led Coverage	Bins Hits Misses Coverage
State	ments	37 37 0 100.00%
=====	========	========Statement
Details=		=======================================
Statem	ent Coverage fo	or instance /\top#DUT /SLAVE_instance -
Line	Item	Count Source

File SPI_slave.sv	
565	module SLAVE (MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,tx_valid);
2	
3	localparam IDLE = 3'b000;
4	localparam WRITE = 3'b001;
5	localparam CHK_CMD = 3'b010;
6	localparam READ_ADD = 3'b011;
7	localparam READ_DATA = 3'b100;
8	
9	input MOSI, clk, rst_n, SS_n, tx_valid;
10	input [7:0] tx_data;
11	output reg [9:0] rx_data;
12	output reg rx_valid, MISO;
13	
14	reg [3:0] counter;
15	reg received_address;
16	
17	reg [2:0] cs, ns;
18	
19 1	8602 always @(posedge clk) begin
20	if (~rst_n) begin
21 1	600 cs <= IDLE;

22		end	
23		else begin	
24	1	8002 cs <= ns;	
25		end	
26		end	
27			
28	1	22543 always @(*) begin	
29		case (cs)	
30		IDLE : begin	
31		if (SS_n)	
32	1	1656 ns = IDLE;	
33		else	
34	1	2463 ns = CHK_CMD;	
35		end	
36		CHK_CMD : begin	
37		if (SS_n)	
38		ns = IDLE;	
39		else begin	
40		if (~MOSI)	
41	1	1756 ns = WRITE;	
42		else begin	
43		if (!received_address)	

44	1	1127	ns = READ_ADD;
45			else
46	1	382	ns = READ_DATA;
47			end
48			end
49			end
50			WRITE : begin
51			if (SS_n)
52	1	1017	ns = IDLE;
53			else
54	1	6753	ns = WRITE;
55			end
56			READ_ADD : begin
57			if (SS_n)
58	1	400	ns = IDLE;
59			else
60	1	3391	ns = READ_ADD;
61			end
62			READ_DATA : begin
63			if (SS_n)
64	1	239	ns = IDLE;
65			else

```
ns = READ_DATA;
66
         1
                      3359
67
                              end
68
                              default : ns = IDLE;
69
                            endcase
70
71
                          end
72
                     30001 always @(posedge clk) begin
73
         1
                            if (~rst_n) begin
74
                                 rx_data <= 0;
75
         1
                       600
                                 rx_valid <= 0;
76
         1
                       600
                                 received_address <= 0;</pre>
77
         1
                       600
                                 MISO <= 0;
         1
                       600
78
                            end
79
                            else begin
80
                              case (cs)
81
                                IDLE: begin
82
                                     rx_valid <= 0;
83
         1
                      2169
84
                                end
                                CHK_CMD: begin
85
86
         1
                      2128
                                      counter <= 10;
87
                                end
```

88			WRITE : begin			
89		if (counter > 0) begin				
90	1	11369	rx_data[counter-1] <= MOSI;			
91	1	11369	counter <= counter - 1;			
92			end			
93			else begin			
94	1	2012	rx_valid <= 1;			
95			end			
96			end			
97			READ_ADD : begin			
98			if (counter > 0) begin			
99	1	4487	rx_data[counter-1] <= MOSI;			
100	1	4487	counter <= counter – 1;			
101			end			
102			else begin			
103	1	790	rx_valid <= 1;			
104	1	790	received_address <= 1;			
105			end			
106			end			
107			READ_DATA : begin			
108			if (tx_valid) begin			
109	1	2552	rx_valid <= 0;			

110		if (counter > 0) begin					
111 1	2079	MISO <= tx_data[counter-1];					
112 1	2079	counter <= counter - 1;					
113		end					
114		else begin					
115 1	473	received_address <= 0;					
116		end					
117		end					
118		else begin					
119		if (counter > 0 && ~rx_valid) begin					
120 1	3316	rx_data[counter-1] <= MOSI;					
121 1	3316	counter <= counter - 1;					
122		end					
123		else begin					
124 1	578	rx_valid <= 1;					
125 1	578	counter <= 8;					
Toggle Coverage: Enabled Coverage	Toggle Coverage: Enabled Coverage Bins Hits Misses Coverage						
Toggles	72 72 0	0 100.00%					
===========	========	Toggle Details====================================					
Toggle Coverage for	Toggle Coverage for instance /\top#DUT /SLAVE_instance -						
Node 1H->0L 0L->1H "Coverage"							

```
MISO
                               1
                                          100.00
                                      1
                     MOSI
                               1
                                     1 100.00
                     SS n
                               1
                                     1
                                         100.00
                      clk
                             1
                                   1 100.00
                  counter[3-0]
                                  1
                                        1
                                            100.00
                                     1
                                         100.00
                    cs[2-0]
                               1
                    ns[2-0]
                               1
                                    1 100.00
                received address
                                         1 100.00
                                   1
                                        100.00
                     rst n
                                     1
                                        1 100.00
                  rx data[9-0]
                                 1
                    rx_valid
                               1
                                      1
                                          100.00
                  tx data[0-7]
                                        1 100.00
                                 1
                                      1 100.00
                    tx valid
                               1
Total Node Count =
                      36
Toggled Node Count =
                        36
Untoggled Node Count =
Toggle Coverage = 100.00% (72 of 72 bins)
=== Instance: /\top#DUT /sva WRAPPER inst
=== Design Unit: work.SPI wrapper sva
Assertion Coverage:
                     2
                          2
                                0 100.00%
 Assertions
             File(Line)
                             Failure
Name
                                      Pass
                       Count
                                Count
/\top#DUT /sva WRAPPER inst/assert MISO stable check
          SPI wrapper sva.sv(14)
/\top#DUT /sva WRAPPER inst/assert reset check
          SPI wrapper sva.sv(13)
Directive Coverage:
                2 2
                               0 100.00%
 Directives
DIRECTIVE COVERAGE:
Name
                      Design Design Lang File(Line) Hits Status
                   Unit UnitType
/\top#DUT /sva_WRAPPER_inst/cover__MISO_stable_check
                   SPI wrapper sva Verilog SVA SPI wrapper sva.sv(17)
                                     1304 Covered
\top#DUT /sva WRAPPER inst/cover reset check
```

```
SPI wrapper sva Verilog SVA SPI wrapper sva.sv(16)
                                    600 Covered
Toggle Coverage:
 Enabled Coverage
                      Bins
                            Hits Misses Coverage
 Toggles
                   10
                        10
                              0 100.00%
Toggle Coverage for instance /\top#DUT /sva_WRAPPER_inst -
                    Node
                           1H->0L OL->1H "Coverage"
                    MISO
                                        100.00
                              1
                                    1
                    MOSI
                              1
                                    1
                                        100.00
                    SS n
                             1
                                   1 100.00
                            1
                     clk
                                  1 100.00
                                 1 100.00
                    rst n
                             1
Total Node Count =
Toggled Node Count =
Untoggled Node Count =
Toggle Coverage = 100.00\% (10 of 10 bins)
=== Instance: \top#DUT /sva RAM inst
=== Design Unit: work.RAM SVA
Assertion Coverage:
 Assertions
                         7 0 100.00%
Name
            File(Line)
                            Failure
                                    Pass
                      Count
                               Count
/\top#DUT /sva_RAM_inst/assert__read_data_eventually_after_address
         RAM assertions.sv(63)
                                  0
\top#DUT /sva_RAM_inst/assert__write_data_eventually_after_address
         RAM assertions.sv(55)
/\top#DUT /sva_RAM_inst/assert__tx_valid_on_seq
         RAM assertions.sv(47)
                                  0
/\top#DUT /sva_RAM_inst/assert__tx_valid_off_seq_of_read_add
         RAM assertions.sv(39)
                                  0
/\top#DUT /sva_RAM_inst/assert__tx_valid_off_seq_of_wrtie_data
         RAM assertions.sv(31)
\top#DUT /sva_RAM_inst/assert__tx_valid_off_seq_of_wrtie_add
```

```
RAM assertions.sv(23)
/\top#DUT /sva_RAM_inst/assert__sync_reset
         RAM assertions.sv(15)
                                         1
Directive Coverage:
 Directives
                               0 100.00%
DIRECTIVE COVERAGE:
Name
                      Design Design Lang File(Line) Hits Status
                   Unit UnitType
\top#DUT /sva RAM inst/cover read data eventually after address
                   RAM SVA Verilog SVA RAM assertions.sv(64)
                                     700 Covered
/\top#DUT /sva_RAM_inst/cover__write_data_eventually_after_address
                   RAM SVA Verilog SVA RAM assertions.sv(56)
                                     936 Covered
/\top#DUT /sva RAM inst/cover tx valid on seq
                   RAM_SVA Verilog SVA RAM_assertions.sv(48)
                                    340 Covered
/\top#DUT /sva_RAM_inst/cover__tx_valid_off_seq_of_read_add
                   RAM SVA Verilog SVA RAM assertions.sv(40)
                                    759 Covered
/\top#DUT /sva_RAM_inst/cover__tx_valid_off_seq_of_wrtie_data
                   RAM SVA Verilog SVA RAM assertions.sv(32)
                                     648 Covered
/\top#DUT /sva RAM inst/cover tx valid off seq of wrtie add
                   RAM_SVA Verilog SVA RAM_assertions.sv(24)
                                    1275 Covered
/\top#DUT /sva_RAM_inst/cover__sync_reset
                   RAM SVA Verilog SVA RAM assertions.sv(16)
                                     600 Covered
Toggle Coverage:
 Enabled Coverage
                       Bins Hits Misses Coverage
 Toggles
                   44
                         44
                               0 100.00%
Toggle Coverage for instance /\top#DUT /sva RAM inst -
                     Node 1H->0L 0L->1H "Coverage"
                     clk
                                       100.00
                         1 1
```

```
      din[0-9]
      1
      1
      100.00

      dout[0-7]
      1
      1
      100.00

      rst_n
      1
      1
      100.00

      rx_valid
      1
      1
      100.00

      tx_valid
      1
      1
      100.00
```

Total Node Count = 22 Toggled Node Count = 22 Untoggled Node Count = 0

Toggle Coverage = 100.00% (44 of 44 bins)

=== Instance: /\top#DUT

=== Design Unit: work.WRAPPER

Toggle Coverage:

Enabled Coverage Bins Hits Misses Coverage

Toggles 50 50 0 100.00%

Toggle Coverage for instance /\top#DUT --

Node	1H->0L	. OL	->1H	"Coverage
MISO	1	1	100	.00
MOSI	1	1	100	.00
SS_n	1	1	100.	00
clk	1	1	100.0	0
rst_n	1	1	100.	00
rx_data_din[0-	.9]	1	1	100.00
rx_valid	1	1	100	.00
tx_data_dout[C)-7]	1	1	100.00
tx_valid	1	1	100	.00

Total Node Count = 25 Toggled Node Count = 25 Untoggled Node Count = 0

Toggle Coverage = 100.00% (50 of 50 bins)

DIRECTIVE COVERAGE:

```
Name
                        Design Design Lang File(Line)
                                                    Hits Status
                    Unit UnitType
/\top#DUT /SLAVE instance/cover READ DATA to IDLE
                    SLAVE Verilog SVA SPI_slave.sv(265)
                                       227 Covered
\top#DUT /SLAVE instance/cover READ ADD to IDLE
                    SLAVE Verilog SVA SPI_slave.sv(255)
                                       382 Covered
/\top#DUT /SLAVE instance/cover WRITE to IDLE
                    SLAVE Verilog SVA SPI slave.sv(245)
                                       972 Covered
/\top#DUT /SLAVE instance/cover CHK CMD to READ DATA
                    SLAVE Verilog SVA SPI_slave.sv(235)
                                       366 Covered
/\top#DUT/SLAVE instance/cover CHK CMD to READ ADD
                    SLAVE Verilog SVA SPI_slave.sv(227)
                                       482 Covered
/\top#DUT /SLAVE instance/cover CHK CMD to WRITE
                    SLAVE Verilog SVA SPI_slave.sv(219)
                                       1238 Covered
/\top#DUT /SLAVE instance/cover IDLE to CHK CMD
                    SLAVE Verilog SVA SPI slave.sv(209)
                                       2128 Covered
/\top#DUT /SLAVE_instance/cover__read data comm
                    SLAVE Verilog SVA SPI_slave.sv(196)
                                       234 Covered
/\top#DUT /SLAVE instance/cover read address comm
                    SLAVE Verilog SVA SPI slave.sv(188)
                                       209 Covered
/\top#DUT /SLAVE_instance/cover__write_data_comm
                    SLAVE Verilog SVA SPI slave.sv(180)
                                       246 Covered
/\top#DUT /SLAVE instance/cover write address comm
                    SLAVE Verilog SVA SPI slave.sv(172)
                                       504 Covered
/\top#DUT /SLAVE_instance/cover__sync_reset
                    SLAVE Verilog SVA SPI_slave.sv(144)
                                       600 Covered
/\top#DUT /sva WRAPPER inst/cover MISO stable check
                    SPI wrapper sva Verilog SVA SPI wrapper sva.sv(17)
                                       1304 Covered
/\top#DUT /sva WRAPPER inst/cover reset check
                    SPI_wrapper_sva Verilog SVA SPI_wrapper_sva.sv(16)
                                       600 Covered
```

```
\top#DUT /sva RAM inst/cover read data eventually after address
                    RAM SVA Verilog SVA RAM assertions.sv(64)
                                       700 Covered
/\top#DUT /sva_RAM_inst/cover__write_data_eventually_after_address
                    RAM SVA Verilog SVA RAM assertions.sv(56)
                                       936 Covered
/\top#DUT /sva RAM inst/cover tx valid on seq
                    RAM SVA Verilog SVA RAM assertions.sv(48)
                                       340 Covered
/\top#DUT /sva_RAM_inst/cover__tx_valid_off_seq_of_read_add
                    RAM SVA Verilog SVA RAM assertions.sv(40)
                                       759 Covered
/\top#DUT /sva_RAM_inst/cover__tx_valid_off_seq_of_wrtie_data
                    RAM SVA Verilog SVA RAM assertions.sv(32)
                                       648 Covered
/\top#DUT /sva RAM inst/cover tx valid off seq of wrtie add
                    RAM_SVA Verilog SVA RAM_assertions.sv(24)
                                       1275 Covered
/\top#DUT /sva RAM inst/cover sync reset
                    RAM SVA Verilog SVA RAM assertions.sv(16)
                                       600 Covered
TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 21
ASSERTION RESULTS:
Name
             File(Line)
                               Failure
                                        Pass
                        Count
                                  Count
/\top#DUT /SLAVE instance/assert READ DATA to IDLE
          SPI slave.sv(264)
                                  0
/\top#DUT /SLAVE instance/assert READ ADD to IDLE
          SPI slave.sv(254)
/\top#DUT /SLAVE instance/assert WRITE to IDLE
          SPI slave.sv(244)
                                  0
\top#DUT /SLAVE instance/assert CHK CMD to READ DATA
          SPI slave.sv(234)
                                  0
/\top#DUT /SLAVE_instance/assert__CHK_CMD_to_READ_ADD
          SPI slave.sv(226)
                                  0
\top#DUT /SLAVE_instance/assert__CHK_CMD_to_WRITE
          SPI slave.sv(218)
                                  0
/\top#DUT /SLAVE instance/assert IDLE to CHK CMD
          SPI slave.sv(208)
/\top#DUT /SLAVE_instance/assert__read_data_comm
          SPI slave.sv(195)
```

```
/\top#DUT /SLAVE instance/assert read address comm
          SPI slave.sv(187)
/\top#DUT /SLAVE instance/assert write data comm
          SPI slave.sv(179)
/\top#DUT /SLAVE instance/assert write address comm
          SPI slave.sv(171)
/\top#DUT /SLAVE instance/assert sync reset
          SPI slave.sv(143)
\top#DUT /sva WRAPPER inst/assert MISO stable check
          SPI wrapper sva.sv(14)
                                     0
/\top#DUT /sva WRAPPER inst/assert reset check
          SPI_wrapper_sva.sv(13)
                                      0
\top#DUT /sva RAM_inst/assert__read_data_eventually_after_address
          RAM assertions.sv(63)
                                      0
\top#DUT /sva_RAM_inst/assert__write_data_eventually_after_address
          RAM assertions.sv(55)
/\top#DUT /sva_RAM_inst/assert__tx_valid_on_seq
          RAM assertions.sv(47)
/\top#DUT /sva_RAM_inst/assert__tx_valid_off_seq_of_read_add
          RAM assertions.sv(39)
                                      0
/\top#DUT /sva_RAM_inst/assert__tx_valid_off_seq_of_wrtie_data
          RAM assertions.sv(31)
                                      0
/\top#DUT /sva RAM inst/assert tx valid off seq of wrtie add
          RAM assertions.sv(23)
/\top#DUT /sva_RAM_inst/assert__sync_reset
          RAM assertions.sv(15)
Total Coverage By Instance (filtered view): 100.00%
```

Functional Coverage Report

Coverage Report by in	Coverage Report by instance with details							
• •	=== Instance: /top/DUT/SLAVE_instance === Design Unit: work.SLAVE							
Directive Coverage: Directives	12	12	0	100.00%				
DIRECTIVE COVERAGE:								
Name		esign De UnitTyp	_	Lang File(Line)	Hits Status			

```
/top/DUT/SLAVE instance/cover READ DATA to IDLE
                    SLAVE Verilog SVA SPI slave.sv(265)
                                       264 Covered
/top/DUT/SLAVE instance/cover READ ADD to IDLE
                    SLAVE Verilog SVA SPI slave.sv(255)
                                       400 Covered
/top/DUT/SLAVE instance/cover WRITE to IDLE
                    SLAVE Verilog SVA SPI slave.sv(245)
                                       931 Covered
/top/DUT/SLAVE_instance/cover__CHK_CMD_to_READ_DATA
                    SLAVE Verilog SVA SPI slave.sv(235)
                                       381 Covered
/top/DUT/SLAVE_instance/cover__CHK_CMD_to_READ_ADD
                    SLAVE Verilog SVA SPI slave.sv(227)
                                       497 Covered
/top/DUT/SLAVE instance/cover CHK CMD to WRITE
                    SLAVE Verilog SVA SPI slave.sv(219)
                                       1186 Covered
/top/DUT/SLAVE instance/cover IDLE to CHK CMD
                    SLAVE Verilog SVA SPI slave.sv(209)
                                       2102 Covered
/top/DUT/SLAVE instance/cover read data comm
                    SLAVE Verilog SVA SPI slave.sv(196)
                                       266 Covered
/top/DUT/SLAVE instance/cover read address comm
                    SLAVE Verilog SVA SPI slave.sv(188)
                                       246 Covered
/top/DUT/SLAVE instance/cover write data comm
                    SLAVE Verilog SVA SPI_slave.sv(180)
                                       243 Covered
/top/DUT/SLAVE instance/cover write address comm
                    SLAVE Verilog SVA SPI slave.sv(172)
                                       481 Covered
/top/DUT/SLAVE instance/cover sync reset
                    SLAVE Verilog SVA SPI slave.sv(144)
                                       565 Covered
=== Instance: /top/DUT/sva WRAPPER inst
=== Design Unit: work.SPI_wrapper_sva
Directive Coverage:
  Directives
                            2
                                 0 100.00%
```

```
DIRECTIVE COVERAGE:
Name
                       Design Design Lang File(Line)
                                                     Hits Status
                    Unit UnitType
/top/DUT/sva WRAPPER inst/cover MISO stable check
                    SPI wrapper_sva Verilog SVA SPI_wrapper_sva.sv(17)
                                       1334 Covered
/top/DUT/sva WRAPPER inst/cover reset check
                    SPI wrapper sva Verilog SVA SPI wrapper sva.sv(16)
                                       565 Covered
=== Instance: /top/DUT/sva RAM inst
=== Design Unit: work.RAM SVA
Directive Coverage:
                     7 7 0 100.00%
  Directives
DIRECTIVE COVERAGE:
Name
                       Design Design Lang File(Line) Hits Status
                    Unit UnitType
/top/DUT/sva_RAM_inst/cover__read_data_eventually_after_address
                    RAM SVA Verilog SVA RAM assertions.sv(64)
                                       730 Covered
/top/DUT/sva RAM inst/cover write data eventually after address
                    RAM SVA Verilog SVA RAM assertions.sv(56)
                                       886 Covered
/top/DUT/sva RAM inst/cover tx valid on seq
                    RAM SVA Verilog SVA RAM assertions.sv(48)
                                       428 Covered
/top/DUT/sva RAM inst/cover tx valid off seq of read add
                    RAM SVA Verilog SVA RAM assertions.sv(40)
                                       791 Covered
/top/DUT/sva_RAM_inst/cover__tx_valid_off_seq_of_wrtie_data
                    RAM_SVA Verilog SVA RAM_assertions.sv(32)
                                       627 Covered
/top/DUT/sva RAM inst/cover tx valid off seq of wrtie add
                    RAM_SVA Verilog SVA RAM assertions.sv(24)
                                       1219 Covered
/top/DUT/sva RAM inst/cover sync reset RAM SVA Verilog SVA RAM assertions.sv(16)
                                       565 Covered
=== Instance: /top/SLAVE instance
=== Design Unit: work.SLAVE
```

```
Directive Coverage:
  Directives
                     12
                          12
                                 0 100.00%
DIRECTIVE COVERAGE:
                        Design Design Lang File(Line)
Name
                                                     Hits Status
                    Unit UnitType
/top/SLAVE instance/cover READ DATA to IDLE
                    SLAVE Verilog SVA SPI slave.sv(265)
                                        264 Covered
/top/SLAVE instance/cover READ ADD to IDLE
                    SLAVE Verilog SVA SPI slave.sv(255)
                                        400 Covered
/top/SLAVE_instance/cover__WRITE_to_IDLE SLAVE Verilog SVA SPI_slave.sv(245)
                                        931 Covered
/top/SLAVE instance/cover CHK CMD to READ DATA
                    SLAVE Verilog SVA SPI slave.sv(235)
                                        381 Covered
/top/SLAVE instance/cover CHK CMD to READ ADD
                    SLAVE Verilog SVA SPI_slave.sv(227)
                                       497 Covered
/top/SLAVE instance/cover CHK CMD to WRITE
                    SLAVE Verilog SVA SPI_slave.sv(219)
                                       1186 Covered
/top/SLAVE instance/cover IDLE to CHK CMD
                    SLAVE Verilog SVA SPI slave.sv(209)
                                       2102 Covered
/top/SLAVE instance/cover read data comm
                    SLAVE Verilog SVA SPI_slave.sv(196)
                                       266 Covered
/top/SLAVE instance/cover read address comm
                    SLAVE Verilog SVA SPI slave.sv(188)
                                        246 Covered
/top/SLAVE instance/cover write data comm
                    SLAVE Verilog SVA SPI slave.sv(180)
                                        243 Covered
/top/SLAVE instance/cover write address comm
                    SLAVE Verilog SVA SPI slave.sv(172)
                                       481 Covered
/top/SLAVE instance/cover sync reset SLAVE Verilog SVA SPI slave.sv(144)
                                       565 Covered
=== Instance: /RAM collector pkg
```

```
=== Design Unit: work.RAM_collector_pkg
Covergroup Coverage:
  Covergroups
                          1
                               na
                                      na 100.00%
    Coverpoints/Crosses
                             5
                                  na
                                         na
      Covergroup Bins
                           15
                                 15
                                         0
                                           100.00%
                                             Goal
                                                     Bins Status
Covergroup
                                   Metric
TYPE /RAM collector pkg/RAM collector/RAM cvr
                                                       100.00%
                                                                   100
                                                                               Covered
  covered/total bins:
                                       15
                                               15
  missing/total bins:
                                       0
                                              15
  % Hit:
                               100.00%
                                            100
  Coverpoint din cp
                                     100.00%
                                                  100
                                                            Covered
    covered/total bins:
                                        6
                                              6
                                              6
    missing/total bins:
                                       0
    % Hit:
                               100.00%
                                            100
  Coverpoint rx valid CP
                                       100.00%
                                                    100
                                                               Covered
    covered/total bins:
                                        2
                                               2
    missing/total bins:
                                              2
                                       0
    % Hit:
                               100.00%
                                            100
  Coverpoint tx valid CP
                                       100.00%
                                                                Covered
                                                    100
    covered/total bins:
                                        2
                                               2
    missing/total bins:
                                              2
                                        0
    % Hit:
                               100.00%
                                            100
  Cross din with rx
                                     100.00%
                                                  100
                                                             Covered
    covered/total bins:
                                        4
                                               4
    missing/total bins:
                                       0
    % Hit:
                               100.00%
                                            100
  Cross din read with tx
                                        100.00%
                                                    100
                                                                Covered
    covered/total bins:
                                               1
    missing/total bins:
                                       0
                                              1
                               100.00%
                                            100
Covergroup instance \( \forall RAM_collector_pkg::RAM_collector::RAM_cvr
                             100.00%
                                         100
                                                     Covered
  covered/total bins:
                                       15
                                               15
  missing/total bins:
                                       0
                                              15
                               100.00%
  % Hit:
                                            100
  Coverpoint din cp
                                     100.00%
                                                  100
                                                              Covered
                                        6
    covered/total bins:
                                               6
    missing/total bins:
                                              6
                                       0
    % Hit:
                               100.00%
                                            100
    bin write_address
                                       9606
                                                         Covered
                                                 1
    bin write data
                                     4866
                                                         Covered
```

```
bin read address
                                      6346
                                                          Covered
    bin read data
                                    7434
                                               1
                                                        Covered
    bin write data after write address
                                               399
                                                        1
                                                                  Covered
    bin read_data_after_read_address
                                               373
                                                        1
                                                                 Covered
  Coverpoint rx valid CP
                                       100.00%
                                                    100
                                                               Covered
    covered/total bins:
                                        2
                                              2
                                              2
    missing/total bins:
                                       0
    % Hit:
                               100.00%
                                            100
    bin high
                                  3368
                                            1
                                                     Covered
                                                      Covered
    bin low
                                 24884
                                            1
  Coverpoint tx valid CP
                                       100.00%
                                                    100
                                                                Covered
    covered/total bins:
                                        2
                                              2
    missing/total bins:
                                              2
                                       0
    % Hit:
                               100.00%
                                            100
    bin high
                                  6348
                                            1
                                                     Covered
    bin low
                                 21904
                                            1
                                                      Covered
  Cross din with rx
                                     100.00%
                                                 100
                                                          - Covered
    covered/total bins:
                                        4
                                              4
    missing/total bins:
                                       0
                               100.00%
                                            100
    % Hit:
    Auto, Default and User Defined Bins:
      bin <read data, high>
                                         627
                                                 1
                                                           Covered
      bin <write data, high>
                                         657
                                                           Covered
                                                   1
      bin < read address, high>
                                          827
                                                             Covered
      bin <write address,high>
                                          1257
                                                    1
                                                             Covered
    Illegal and Ignore Bins:
      ignore bin trans R
                                       373
                                                         Occurred
      ignore bin trans W
                                        399
                                                          Occurred
      ignore bin low tx
                                      24884
                                                          Occurred
  Cross din_read_with_tx
                                       100.00%
                                                    100
                                                             - Covered
    covered/total bins:
                                        1
                                              1
    missing/total bins:
                                       0
                                              1
    % Hit:
                               100.00%
                                            100
    Auto, Default and User Defined Bins:
      bin checked
                                    3909
                                              1
                                                       Covered
=== Instance: /SPI slave collector pkg
=== Design Unit: work.SPI slave collector pkg
Covergroup Coverage:
  Covergroups
                                      na 100.00%
                          1
                               na
    Coverpoints/Crosses
                             4
                                  na
                                         na
                                                na
      Covergroup Bins
                           23
                                  23
                                         0 100.00%
```

Covergroup	Metric	Goal	Bins	Status			
TYPE /SPI_slave_collector_pkg/SPI_slave_collector/cvg_group							
1	00.00% 1	00	- Cove	red			
covered/total bins:	23	23	-				
missing/total bins:	0	23	-				
% Hit:	100.00%	100	-				
Coverpoint rx_data_CP	100	0.00%	100	- Covered			
covered/total bins:	12	12	-				
missing/total bins:	0	12	-				
% Hit:	100.00%	100	-				
Coverpoint SS_n_CP	100.	00%	100	- Covered			
covered/total bins:	3	3	-				
missing/total bins:	0	3	-				
% Hit:	100.00%	100	-				
Coverpoint MOSI_transitions	_CP	100.00)% 10	00 - Covered			
covered/total bins:	4	4	-				
missing/total bins:	0	4	-				
% Hit:	100.00%	100	-				
Cross SS_n_with_MOSI	10	0.00%	100	- Covered			
covered/total bins:	4	4	-				
missing/total bins:	0	4	-				
% Hit:	100.00%	100	-				
Covergroup instance \/SPI_slav		okg::SPI_ 00	_slave_co - Cove				
covered/total bins:	23	23	-				
missing/total bins:	0	23	-				
% Hit:	100.00%	100	-				
Coverpoint rx_data_CP	100	0.00%	100	- Covered			
covered/total bins:	12	12	-				
missing/total bins:	0	12	-				
% Hit:	100.00%	100	-				
bin write_address	9475	5 1	-	Covered			
bin write_data	4866	1	- Co	overed			
bin read_address	6346	5 1	- 1	Covered			
bin read_data	7434	1	- Co	overed			
bin trans1[0=>2]	216	1	- C	overed			
bin trans1[0=>1]	399	1	- C	overed			
bin trans2[1=>3]	67	1	- Co	vered			
bin trans2[1=>0]	375	1	- C	overed			
bin trans3[2=>3]	373	1	- C	overed			
bin trans3[2=>0]	118	1	- C	overed			
bin trans4[3=>2]	275	1	- C	overed			
bin trans4[3=>1]	43	1	- Co	vered			

```
Coverpoint SS n CP
                                      100.00%
                                                   100
                                                               Covered
                                        3
    covered/total bins:
                                              3
    missing/total bins:
                                       0
                                              3
    % Hit:
                               100.00%
                                            100
    bin full normal seq
                                        976
                                                 1
                                                         Covered
    bin full_read_seq
                                      280
                                               1
                                                         Covered
    bin start comm
                                      1605
                                                1
                                                         Covered
  Coverpoint MOSI transitions CP
                                            100.00%
                                                         100
                                                                    Covered
    covered/total bins:
                                       4
                                              4
    missing/total bins:
                                       0
                               100.00%
    % Hit:
                                            100
    bin write_address
                                      1930
                                                1
                                                       - Covered
                                              1
    bin write data
                                     407
                                                        Covered
    bin read address
                                       557
                                               1
                                                         Covered
    bin read data
                                    1110
                                               1
                                                        Covered
  Cross SS n with MOSI
                                        100.00%
                                                     100
                                                              - Covered
    covered/total bins:
                                        4
                                              4
    missing/total bins:
                                       0
                                              4
    % Hit:
                               100.00%
                                           100
    Auto, Default and User Defined Bins:
      bin <start_comm,read_data>
                                            376
                                                      1
                                                               Covered
                                             295
      bin <start comm, write data>
                                                               Covered
      bin <start comm,read address>
                                              290
                                                                Covered
                                                       1
      bin <start_comm,write address>
                                              582
                                                       1
                                                                 Covered
    Illegal and Ignore Bins:
      illegal bin full seq2
                                       0
                                                       ZERO
      illegal bin full seq1
                                       0
                                                       ZERO
COVERGROUP COVERAGE:
                                   Metric
                                             Goal
                                                     Bins Status
Covergroup
TYPE /RAM collector pkg/RAM collector/RAM cvr
                                                      100.00%
                                                                   100
                                                                               Covered
  covered/total bins:
                                       15
                                              15
  missing/total bins:
                                             15
                                       0
                               100.00%
  % Hit:
                                           100
  Coverpoint din cp
                                     100.00%
                                                  100
                                                             Covered
    covered/total bins:
                                        6
                                              6
    missing/total bins:
                                              6
                               100.00%
    % Hit:
                                            100
  Coverpoint rx valid CP
                                       100.00%
                                                    100
                                                               Covered
                                        2
    covered/total bins:
                                              2
    missing/total bins:
                                       0
                                              2
                               100.00%
                                           100
    % Hit:
```

```
Coverpoint tx valid CP
                                       100.00%
                                                    100
                                                                Covered
                                        2
   covered/total bins:
   missing/total bins:
                                       0
                                              2
   % Hit:
                               100.00%
                                            100
 Cross din with rx
                                     100.00%
                                                 100
                                                             Covered
   covered/total bins:
                                        4
                                              4
   missing/total bins:
                                       0
                                              4
   % Hit:
                               100.00%
                                            100
 Cross din read with tx
                                       100.00%
                                                    100
                                                               Covered
   covered/total bins:
                                        1
   missing/total bins:
                                              1
   % Hit:
                               100.00%
                                            100
Covergroup instance \( \forall RAM_collector_pkg::RAM_collector::RAM_cvr
                            100.00%
                                         100
                                                     Covered
 covered/total bins:
                                       15
                                               15
 missing/total bins:
                                       0
                                              15
 % Hit:
                               100.00%
                                            100
 Coverpoint din cp
                                     100.00%
                                                  100
                                                              Covered
   covered/total bins:
                                              6
                                        6
                                       0
                                              6
   missing/total bins:
   % Hit:
                               100.00%
                                            100
   bin write address
                                      9606
                                                       - Covered
                                                1
                                    4866
   bin write data
                                               1
                                                        Covered
   bin read address
                                      6346
                                                1
                                                          Covered
   bin read data
                                    7434
                                               1
                                                        Covered
   bin write data after write address
                                               399
                                                        1
                                                                  Covered
   bin read data after read address
                                               373
                                                        1
                                                                  Covered
 Coverpoint rx valid CP
                                       100.00%
                                                    100
                                                                Covered
   covered/total bins:
                                        2
                                              2
   missing/total bins:
                                       0
                                              2
   % Hit:
                               100.00%
                                            100
   bin high
                                 3368
                                            1
                                                     Covered
   bin low
                                 24884
                                            1
                                                      Covered
 Coverpoint tx valid CP
                                       100.00%
                                                    100
                                                                Covered
   covered/total bins:
                                       2
                                              2
   missing/total bins:
                                       0
                                              2
   % Hit:
                               100.00%
                                            100
                                 6348
   bin high
                                            1
                                                     Covered
   bin low
                                 21904
                                            1
                                                      Covered
 Cross din with rx
                                     100.00%
                                                 100

    Covered

   covered/total bins:
                                       4
                                              4
   missing/total bins:
                                       0
                                              4
   % Hit:
                               100.00%
                                            100
   Auto, Default and User Defined Bins:
```

```
bin < read data, high>
                                        627
                                                 1
                                                           Covered
      bin <write data, high>
                                        657
                                                  1
                                                           Covered
      bin < read address, high>
                                          827
                                                   1
                                                          - Covered
      bin <write_address,high>
                                         1257
                                                    1
                                                             Covered
   Illegal and Ignore Bins:
      ignore_bin trans_R
                                       373
                                                         Occurred
                                        399
      ignore bin trans W
                                                          Occurred
      ignore bin low tx
                                      24884
                                                          Occurred
 Cross din read with tx
                                       100.00%
                                                             - Covered
                                                    100
   covered/total bins:
                                              1
   missing/total bins:
                                              1
   % Hit:
                               100.00%
                                           100
   Auto, Default and User Defined Bins:
      bin checked
                                   3909
                                              1
                                                    - Covered
TYPE /SPI_slave_collector_pkg/SPI_slave_collector/cvg_group
                            100.00%
                                         100
                                                  - Covered
 covered/total bins:
                                       23
                                              23
 missing/total bins:
                                       0
                                             23
 % Hit:
                               100.00%
                                            100
 Coverpoint rx data CP
                                       100.00%
                                                    100
                                                               Covered
   covered/total bins:
                                       12
                                              12
   missing/total bins:
                                       0
                                             12
                               100.00%
                                           100
   % Hit:
 Coverpoint SS n CP
                                      100.00%
                                                   100
                                                               Covered
   covered/total bins:
                                       3
                                              3
   missing/total bins:
                                       0
                                              3
   % Hit:
                               100.00%
                                           100
 Coverpoint MOSI transitions CP
                                            100.00%
                                                        100
                                                                    Covered
   covered/total bins:
                                              4
   missing/total bins:
   % Hit:
                               100.00%
                                           100
 Cross SS n with MOSI
                                        100.00%
                                                     100
                                                                 Covered
   covered/total bins:
                                              4
   missing/total bins:
                                              4
   % Hit:
                               100.00%
                                           100
Covergroup instance \/SPI_slave_collector_pkg::SPI_slave_collector::cvg_group
                            100.00%
                                         100
                                                     Covered
 covered/total bins:
                                       23
                                              23
 missing/total bins:
                                       0
                                             23
 % Hit:
                               100.00%
                                           100
 Coverpoint rx data CP
                                       100.00%
                                                    100
                                                                Covered
   covered/total bins:
                                       12
                                              12
   missing/total bins:
                                       0
                                             12
   % Hit:
                               100.00%
                                           100
```

```
bin write address
                                      9475
                                                1
                                                      - Covered
    bin write data
                                    4866
                                              1
                                                        Covered
    bin read address
                                      6346
                                                1
                                                      - Covered
    bin read data
                                                       Covered
                                    7434
                                              1
    bin trans1[0=>2]
                                     216
                                              1
                                                     - Covered
    bin trans1[0=>1]
                                      399
                                                        Covered
                                              1
    bin trans2[1=>3]
                                      67
                                                    - Covered
    bin trans2[1=>0]
                                      375
                                              1
                                                     - Covered
    bin trans3[2=>3]
                                     373
                                              1
                                                     - Covered
    bin trans3[2=>0]
                                      118
                                                        Covered
                                              1
                                      275
                                              1
                                                        Covered
    bin trans4[3=>2]
    bin trans4[3=>1]
                                      43
                                              1
                                                       Covered
  Coverpoint SS n CP
                                      100.00%
                                                  100

    Covered

    covered/total bins:
                                       3
                                              3
    missing/total bins:
                                             3
    % Hit:
                               100.00%
                                           100
    bin full normal seq
                                       976
                                                1
                                                         Covered
    bin full read seq
                                      280
                                                        Covered
                                               1
                                                         Covered
    bin start comm
                                     1605
                                               1
  Coverpoint MOSI_transitions_CP
                                           100.00%
                                                        100
                                                                   Covered
    covered/total bins:
                                       4
                                              4
    missing/total bins:
                                       0
                              100.00%
    % Hit:
                                           100
    bin write address
                                      1930
                                                         Covered
    bin write data
                                     407
                                              1
                                                       Covered
    bin read address
                                      557
                                                        Covered
                                               1
                                    1110
    bin read data
                                              1
                                                       Covered
  Cross SS n with MOSI
                                       100.00%
                                                    100
                                                             - Covered
    covered/total bins:
                                       4
                                              4
    missing/total bins:
                                       0
                                             4
    % Hit:
                              100.00%
                                           100
    Auto, Default and User Defined Bins:
      bin <start comm,read data>
                                            376
                                                              Covered
      bin <start comm, write data>
                                            295
                                                     1
                                                              Covered
      bin <start comm,read address>
                                              290
                                                       1
                                                                Covered
      bin <start_comm,write_address>
                                              582
                                                       1
                                                                Covered
    Illegal and Ignore Bins:
                                       0
      illegal bin full seq2
                                                     ZERO
      illegal bin full seq1
                                       0
                                                      ZERO
TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 2
DIRECTIVE COVERAGE:
                         Design Design Lang File(Line)
Name
                                                        Hits Status
```

```
Unit UnitType
/top/DUT/SLAVE instance/cover READ DATA to IDLE
                    SLAVE Verilog SVA SPI slave.sv(265)
                                       264 Covered
/top/DUT/SLAVE instance/cover READ ADD to IDLE
                    SLAVE Verilog SVA SPI slave.sv(255)
                                       400 Covered
/top/DUT/SLAVE instance/cover WRITE to IDLE
                    SLAVE Verilog SVA SPI slave.sv(245)
                                       931 Covered
/top/DUT/SLAVE instance/cover CHK CMD to READ DATA
                    SLAVE Verilog SVA SPI slave.sv(235)
                                       381 Covered
/top/DUT/SLAVE instance/cover__CHK_CMD_to_READ_ADD
                    SLAVE Verilog SVA SPI slave.sv(227)
                                       497 Covered
/top/DUT/SLAVE instance/cover CHK CMD to WRITE
                    SLAVE Verilog SVA SPI slave.sv(219)
                                       1186 Covered
/top/DUT/SLAVE instance/cover IDLE to CHK CMD
                    SLAVE Verilog SVA SPI slave.sv(209)
                                       2102 Covered
/top/DUT/SLAVE instance/cover__read_data_comm
                    SLAVE Verilog SVA SPI slave.sv(196)
                                       266 Covered
/top/DUT/SLAVE instance/cover read address comm
                    SLAVE Verilog SVA SPI slave.sv(188)
                                       246 Covered
/top/DUT/SLAVE instance/cover write data comm
                    SLAVE Verilog SVA SPI slave.sv(180)
                                       243 Covered
/top/DUT/SLAVE instance/cover write address comm
                    SLAVE Verilog SVA SPI slave.sv(172)
                                       481 Covered
/top/DUT/SLAVE instance/cover sync reset
                    SLAVE Verilog SVA SPI slave.sv(144)
                                       565 Covered
/top/DUT/sva WRAPPER inst/cover MISO stable check
                    SPI wrapper sva Verilog SVA SPI wrapper sva.sv(17)
                                       1334 Covered
/top/DUT/sva WRAPPER inst/cover reset check
                    SPI wrapper sva Verilog SVA SPI wrapper sva.sv(16)
                                       565 Covered
/top/DUT/sva RAM inst/cover read data eventually after address
```

```
RAM SVA Verilog SVA RAM assertions.sv(64)
                                        730 Covered
/top/DUT/sva RAM inst/cover write data eventually after address
                     RAM SVA Verilog SVA RAM assertions.sv(56)
                                       886 Covered
/top/DUT/sva_RAM_inst/cover__tx_valid_on_seq
                    RAM_SVA Verilog SVA RAM assertions.sv(48)
                                        428 Covered
/top/DUT/sva RAM inst/cover tx valid off seq of read add
                    RAM SVA Verilog SVA RAM assertions.sv(40)
                                        791 Covered
/top/DUT/sva_RAM_inst/cover__tx_valid_off_seq_of_wrtie_data
                    RAM SVA Verilog SVA RAM assertions.sv(32)
                                       627 Covered
/top/DUT/sva_RAM_inst/cover__tx_valid_off_seq_of_wrtie_add
                    RAM SVA Verilog SVA RAM assertions.sv(24)
                                       1219 Covered
/top/DUT/sva RAM inst/cover sync reset RAM SVA Verilog SVA RAM assertions.sv(16)
                                        565 Covered
/top/SLAVE instance/cover READ DATA to IDLE
                    SLAVE Verilog SVA SPI slave.sv(265)
                                       264 Covered
/top/SLAVE instance/cover READ ADD to IDLE
                    SLAVE Verilog SVA SPI slave.sv(255)
                                       400 Covered
/top/SLAVE instance/cover__WRITE_to_IDLE SLAVE Verilog SVA SPI_slave.sv(245)
                                        931 Covered
/top/SLAVE instance/cover CHK CMD to READ DATA
                    SLAVE Verilog SVA SPI slave.sv(235)
                                       381 Covered
/top/SLAVE instance/cover CHK CMD to READ ADD
                    SLAVE Verilog SVA SPI slave.sv(227)
                                       497 Covered
/top/SLAVE instance/cover CHK CMD to WRITE
                    SLAVE Verilog SVA SPI slave.sv(219)
                                       1186 Covered
/top/SLAVE instance/cover_ IDLE_to_CHK_CMD
                    SLAVE Verilog SVA SPI slave.sv(209)
                                       2102 Covered
/top/SLAVE instance/cover read data comm
                    SLAVE Verilog SVA SPI slave.sv(196)
                                        266 Covered
/top/SLAVE instance/cover read address comm
                    SLAVE Verilog SVA SPI slave.sv(188)
```

```
/top/SLAVE_instance/cover__write_data_comm
SLAVE Verilog SVA SPI_slave.sv(180)
243 Covered
/top/SLAVE_instance/cover__write_address_comm
SLAVE Verilog SVA SPI_slave.sv(172)
481 Covered
/top/SLAVE_instance/cover__sync_reset SLAVE Verilog SVA SPI_slave.sv(144)
565 Covered

TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 33

Total Coverage By Instance (filtered view): 100.00%
```

Note: In the functional coverage in this wrapper for RAM part when it was put to be part of the system seems to be not logical to happen so we removed them:


- Full trans: that checks the transation of the din[9:8] from write adress => write data => read address => read data "00 => 01 => 10 => 11" as the din now is the same as rx_data which is changing bit by bit so even when the MSB 2 bit are changed from 00 to 01 it keeps 01 for a while till the rx_data is full and then rise rx_valid so in the functional coverage we should say that these 2 bits keept for a while so there is no meaning to but it.
- cross: the transation with rx_valid is high is not hapeening as in the system the slave rise
 it when all bins of rx_data are ready to be sent so no rx_valid high with the change or
 transition the rx_data which is the same as din now in stable and not changed when the
 rx_valid is high.

Bug Report

There were no bugs.

QuestaSim Snippets

Waveform



Transcript

```
UMPLINFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) & 0: reporter [Questa_UVM] QUESTA_UVM-1.2.3

UMPLINFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) & 0: reporter [Questa_UVM] questa_uvm::init(all)

**Questa_UVM_Transaction Recording Turned ON.

**Questa_UVM_Transaction Recording Turned ON.

**Trecording_detail has been set.

**To turn off, set 'recording_detail', to off:

**Uwm_config_detail has been set.

**To turn off, set 'recording_detail', ". "recording_detail", 0):

**Uwm_config_detail has been set.

**To turn off, set 'recording_detail', ". "recording_detail", 0):

**Uwm_config_detail has been set.

**To turn off, set 'recording_detail', ". "recording_detail", 0):

**Uwm_config_detail has been set.

**To turn off, set 'recording_detail', ". "recording_detail", 0):

**Uwm_config_detail has been set.

**To turn off, set 'recording_detail', ". "recording_detail", 0):

**Uwm_config_detail has been set.

**To turn off, set 'recording_detail', ". "recording_detail", 0):

**Uwm_config_detail has been set.

**To turn off, set 'recording_detail' to off:

**Uwm_config_detail has been set.

**To turn off, set 'recording_detail' to off:

**Uwm_config_detail has been set.

**To turn off, set 'recording_detail' to off:

**Uwm_config_detail has been set.

**To turn off, set 'recording_detail' to off:

**Uwm_config_detail has been set.

**To turn off, set 'recording_detail' to off:

**Uwm_config_detail has been set.

**To turn off, set 'recording_detail' to off:

**Uwm_config_detail has been set.

**To turn off, set 'recording_detail' to off:

**Uwm_config_detail has been set.


**To turn off, set 'recording_detail' to off:

**Uwm_config_detail has been set.

**To turn off, set 'recording_detail' to off:


**To tur
```

Functional Coverage




Sequential Domain Coverage (Assertion Coverage) Snippets

Cover Directives



Assertions



Assertions' Table

Feature	Assertion
whenever reset is asserted, the	@(posedge clk) (!rst_n) => (!MISO);
output (MISO) is inactive.	
MISO remains with a stable value	<pre>@(posedge clk) disable iff (!rst_n) \$fell(SS_n)</pre>
eventually as long	=> (SS_n == 1'b0 && \$stable(MISO)) [*11];
as it is not a read data operation	