

```

22
23 module tb_shiftreg;
24     reg ShiftClock;
25     reg Enable;
26     reg ShiftLoadbar;
27     reg [7:0] ParallelInput;
28     reg SerialInput;
29     wire [7:0] ParallelOutput;
30     wire SerialOutput;
31
32     shiftreg uut(
33         ShiftClock,
34         Enable,
35         ShiftLoadbar,
36         ParallelInput,
37         SerialInput,
38         ParallelOutput,
39         SerialOutput
40     );
41
42     always
43     #10 ShiftClock = ~ShiftClock;
44
45     initial begin
46         ShiftClock = 0;
47         Enable = 0;
48         ShiftLoadbar = 0;
49
50         ParallelInput = 0;
51         SerialInput = 0;
52         #100;
53
54         ParallelInput = 8'b10000101;
55         SerialInput = 1;
56
57         #20;
58
59         Enable = 1;
60
61         #20;
62
63         ShiftLoadbar = 1;
64
65         #20;
66         ParallelInput = 8'b11110101;
67         SerialInput = 0;
68
69         #20;
70         ParallelInput = 8'b00000000;
71         SerialInput = 1;
72
73         #20;
74         ParallelInput = 8'b11111111;

```



```

23 module shiftreg(
24     input ShiftClock,
25     input Enable,
26     input ShiftLoadbar,
27     input [7:0] ParallelInput,
28     input SerialInput,
29     output wire [7:0] ParallelOutput,
30     output reg SerialOutput
31 );
32 reg [7:0] ShiftRegister;
33
34 always@(posedge ShiftClock)
35
36 begin
37     if (Enable)
38     begin
39         if (!ShiftLoadbar)
40             ShiftRegister<=ParallelInput;
41
42         else
43         begin
44             ShiftRegister=ParallelInput;
45             {SerialOutput,ShiftRegister} <= ShiftRegister<<1;
46             ShiftRegister[0] <= SerialInput;
47
48         end
49     end
50 end
51 assign ParallelOutput=ShiftRegister;
52 endmodule
53

```