
# AND GATE IMPLEMENTATION


## **VERILOG CODE:**

```
module myANDgate(
input a,
input b,
output c
    );
and o1(c,a,b);
endmodule
```

#### RTL:



### WAVEFORM:



#### TEST BENCH CODE:

```
module test1;
       // Inputs
       reg a;
       reg b;
       // Outputs
       // Instantiate the Unit Under Test (UUT)
       MyANDgate uut (
               .a(a),
               .b(b),
               .c(c)
                                                                              // Wait 100 ns for global reset to finish
                                                                              #100;
                                                                              a = 0;
b = 1;
       initial begin
              // Initialize Inputs
                                                                              // Wait 100 ns for global reset to finish
              a = 0;
                                                                              #100;
              b = 0;
                                                                              a = 1;
b = 1;
              // Wait 100 ns for global reset to finish
                                                                              // Wait 100 ns for global reset to finish
              #100;
                                                                              #100;
              a = 1;
              b = 0;
// Wait 100 ns for global reset to finish
                                                                              // Add stimulus here
              #100;
                                                                        end
            a = 1;
              b = 1;
                                                                 endmodule
```