Digital Systems Design (CS-431) Assignment



| NAME S.M. MUBASHIR RIZY | | SAFIA FAIZ |
|-------------------------|----------|------------|
| ROLL NO. | CS-20071 | CS-20058 |
| SECTION | В | В |

Submitted To: Dr. Majida Kazmi

Computer & Information Systems Engineering

NED University of Engineering & Technology

Task: Audio FIR Filtering

Objective: To implement a low-pass FIR filter for audio signal processing on Xilinx FPGA, showcasing the efficacy of DSP slices over a CLB-based approach.

Filter Specifications:

- Filter Type: Low-pass FIR Filter
- Filter Order (N): 8
- Cut-off Frequency (f_c): 1 kHz
- Sampling Frequency (f_s): 10 kHz

Task Steps:

1. Design the Filter Coefficients:

Design the coefficients of the low-pass FIR filter using a hamming window.

2. Implement the FIR Filter Using CLBs:

• Use general-purpose logic available in CLBs to implement the low-pass FIR filter. Design the filter structure, and handle coefficients, input, and output processing.

3. Implement the FIR Filter Using DSP Slices:

• Utilize DSP slices to implement the same low-pass FIR filter. Take advantage of the dedicated multiply-accumulate units in DSP slices for efficient computation.

4. Performance Metrics:

- Measure and compare the throughput for both implementations (operations per second).
- Record the resource utilization, including CLBs, LUTs, and FFs, and its power consumption.
- Evaluate the clock frequency.

5. Simulation and Verification:

• Simulate both designs to verify correctness. Ensure that both CLB and DSP slice implementations produce similar filtered outputs.


6. **Documentation and Analysis:**


- Prepare a report documenting the design and implementation details for both CLB and DSP slice approaches.
- Include tables or graphs showing performance metrics and resource utilization.
- Analyse and discuss the strengths and limitations of each approach.

1. Design the Filter Coefficients:

• Design the coefficients of the low-pass FIR filter using a hamming window.

MATLAB - Filter Design and Analysis Tool:







MATLAB - Code:

```
% Filter Specifications
filter_type = 'low';
filter_order = 8;
cut_off_frequency = 1000;
                             % in Hz
sampling_frequency = 10000; % in Hz
% Design the low-pass FIR filter using a Hamming window
nyquist_frequency = 0.5 * sampling_frequency;
normalized_cutoff = cut_off_frequency / nyquist_frequency;
% Design filter coefficients using the fir1 function
filter_coefficients = fir1(filter_order, normalized_cutoff, filter_type, hamming(filter_order + 1));
display(filter coefficients)
% Scaling method for conversion to integers
scaling_factor = 32767; % for 16-bit signed integers (2^15 - 1)
scaled_coefficients_int = round(scaling_factor * filter_coefficients);
display(scaled coefficients int);
filter_coefficients =
   0.0051
             0.0294
                       0.1107
                                0.2193
                                          0.2710
                                                    0.2193
                                                             0.1107
                                                                       0.0294
                                                                                 0.0051
scaled_coefficients_int =
        166
                    962
                               3629
                                          7187
                                                      8879
                                                                 7187
                                                                             3629
                                                                                          962
                                                                                                     166
```

```
% Display the frequency response with original coefficients
subplot(2, 1, 1);
freqz(filter_coefficients, 1, 8000, sampling_frequency);
title('Original Coefficients - FIR Filter Frequency Response');
xlabel('Frequency (Hz)');
ylabel('Gain (dB)');
grid on;
```



```
% Display the frequency response with scaled coefficients
subplot(2, 1, 2);
freqz(scaled_coefficients_int, 1, 8000, sampling_frequency);
title('Scaled Coefficients - FIR Filter Frequency Response');
xlabel('Frequency (Hz)');
ylabel('Gain (dB)');
grid on;
```




- The purpose of the above two plots was to verify if the same filter was being generated by using the scaled coefficients.
- It is evident that the filter made using the scaled coefficients is almost exactly the same as the one made with using the original filter coefficients.
- **Note:** There would be some information lost due to the scaling technique as we have converted real number coefficients into integers.

Python - Code:

```
# Frequency response of the designed filter
frequency_response = signal.freqz(filter_coefficients, worN=8000)

# Plot the frequency response
plt.figure(figsize=(10, 6))
plt.plot(0.5 * sampling_frequency * frequency_response[0] / np.pi, 20 * np.log10(np.abs(frequency_response[1])))
plt.title('FIR Filter Frequency Response')
plt.xlabel('Frequency (Hz)')
plt.ylabel('Gain (dB)')
plt.grid(True)
plt.show()
```




```
# Scaling method for conversion to integers
scaling_factor = 32767  # for 16-bit signed integers (2^15 - 1)

# Scale and convert to integers
scaled_coefficients_int = np.round(scaling_factor * filter_coefficients).astype(np.int16)
scaled_coefficients_int
array([ 166, 962, 3629, 7187, 8879, 7187, 3629, 962, 166], dtype=int16)

# Frequency response of the designed filter with scaled coefficients
frequency_response = signal.freqz(scaled_coefficients_int, worN=8000)

# Plot the frequency response
plt.figure(figsize=(10, 6))
plt.plot(0.5 * sampling_frequency * frequency_response[0] / np.pi, 20 * np.log10(np.abs(frequency_response[1])))
plt.title('FIR Filter Frequency (Hz)')
plt.ylabel('Gain (dB)')
plt.grid(True)
plt.show()
```



- The purpose of the above two plots is the same as mentioned in the MATLAB Code heading.
- It is clearly seen that the scaled coefficients yield the same filter but with some information loss.


2. Implement the FIR Filter Using CLBs:

- Use general-purpose logic available in CLBs to implement the low-pass FIR filter.
- Design the filter structure, and handle coefficients, input, and output processing.


Verilog Code:

```
FIR_Filter_CLB_58_71.v
C:/Users/S.M.Mubashir/Desktop/DSD_Assignment_58_71_CLB/DSD_Assignment_58_71_CLB.srcs/sources_1/new/FIR_Filter_CLB_58_71.v
     1
     `timescale lns / lps
 2
 // GROUP MEMBERS: SAFIA FAIZ (CS-058), S.M.MUBASHIR RIZVI (CS-071)
 7 - module FIR_Filter_CLB_58_71(
 8
        input wire clk, input wire rst, input wire signed [15:0] x,
 9
        output reg signed [15:0] y
10
     );
11
12
    reg signed [15:0] delayed_samples;
13
    reg signed [15:0] filter coefficients = {16'h00A6, 16'h03C2, 16'h0E35, 16'h1C83, 16'h22F7,
                                         16'h1C83, 16'h0E35, 16'h03C2, 16'h00A6};
14
15
16 - always @(posedge clk or posedge rst) begin
17 🖯
        if (rst) begin
18
            delayed_samples <= 16'h0;
19
            y <= 16'h0;
20 🖵
        end else begin
21
           // Delay the input samples
22
           delayed_samples[0] <= x;
23
           delayed_samples[1] <= delayed_samples[0]; delayed_samples[2] <= delayed_samples[1];</pre>
24
           delayed_samples[3] <= delayed_samples[2]; delayed_samples[4] <= delayed_samples[3];</pre>
25
           delayed samples[5] <= delayed samples[4];    delayed samples[6] <= delayed samples[5];</pre>
           delayed samples[7] <= delayed samples[6]; delayed samples[8] <= delayed samples[7];
26
27
28
            // Calculate the filter response: coefficients * delayed samples
29
            y <= filter coefficients[0] * delayed samples[0] + filter coefficients[1] * delayed samples[1] +
                filter_coefficients[2] * delayed_samples[2] + filter_coefficients[3] * delayed_samples[3]
30
                filter_coefficients[4] * delayed_samples[4] + filter_coefficients[5] * delayed_samples[5]
31
32
                filter_coefficients[6] * delayed_samples[6] + filter_coefficients[7] * delayed_samples[7] +
33
                filter coefficients[8] * delayed samples[8];
34 🖨
            end
35 🖹
        end // always
    endmodule
```


File Structure of This Project:



RTL Schematic:



Synthesized Design:



3. Implement the FIR Filter Using DSP Slices:


- Utilize DSP slices to implement the same low-pass FIR filter.
- Take advantage of the dedicated multiply-accumulate units in DSP slices for efficient computation.


Verilog Code:

```
FIR Filter DSP 58 71.v
C:/Users/S.M.Mubashir/Desktop/DSD Assignment 58 71 DSP/DSD Assignment 58 71 DSP.srcs/sources 1/new/FIR Filter DSP 58 71.v
    `timescale lns / lps
1
2
// GROUP MEMBERS: SAFIA FAIZ (CS-058), S.M.MUBASHIR RIZVI (CS-071)
6
7 - module FIR_Filter_DSP_58_71(
8
       input wire clk, input wire rst, input wire signed [15:0] x,
9
        output reg signed [15:0] y
10
   );
11
12
    reg signed [15:0] delayed_samples;
    reg signed [15:0] filter_coefficients = {16'h00A6, 16'h03C2, 16'h0E35, 16'h1C83, 16'h22F7,
13
14
                                        16'h1C83, 16'h0E35, 16'h03C2, 16'h00A6};
15
    // Wires to store results from DSP slices
16
17 wire resl, res2, res3, res4;
18
19 □ // Calculate the filter response using DSP slices: coefficients * delayed samples
20 // Simplifying the calculation by using concept: (A + D) * B
21 @ // B is the filter coefficient common for A and D
22
23 - /* y <= filter coefficients[0] * (delayed samples[0] + delayed samples[8]) +
           filter_coefficients[1] * (delayed samples[1] + delayed samples[7]) +
24
25
           filter_coefficients[2] * (delayed_samples[2] + delayed_samples[6]) +
26
          filter_coefficients[3] * (delayed_samples[3] + delayed_samples[5]) +
27 🖨
          filter coefficients[4] * delayed samples[4]; */
28
29
    xbip_dsp48_macro_0 inst_1 (
          .CLK(clk), .A(delayed_samples[0]), .B(filter_coefficients[0]),
30
31
          .D(delayed_samples[8]), .P(res1)
32
33
34
   xbip dsp48 macro 0 inst 2 (
35
          .CLK(clk), .A(delayed_samples[1]), .B(filter_coefficients[1]),
36
          .D(delayed_samples[7]), .P(res2)
37 ;
```


```
39
     xbip dsp48 macro 0 inst 3 (
40
           .CLK(clk), .A(delayed_samples[2]), .B(filter_coefficients[2]),
           .D(delayed_samples[6]), .P(res3)
41
42
         );
43
44
     xbip_dsp48_macro_0 inst_4 (
           .CLK(clk), .A(delayed_samples[3]), .B(filter_coefficients[3]),
45
46
           .D(delayed samples[5]), .P(res4)
47
         );
48
49 - always @(posedge clk or posedge rst) begin
50 E
        if (rst) begin
51
            delayed_samples <= 16'h0;
52
            y <= 16'h0;
53 E
        end else begin
54
            // Delay the input samples
55
            delayed samples[0] <= x;
56
            delayed samples[1] <= delayed samples[0]; delayed samples[2] <= delayed samples[1];
57
            delayed samples[3] <= delayed samples[2]; delayed samples[4] <= delayed samples[3];</pre>
58
            59
            delayed samples[7] <= delayed samples[6]; delayed samples[8] <= delayed samples[7];
60
61
            // Combine the outputs from DSP and produce the final filter response
62
            y <= res1 + res2 + res3 + res4 + filter_coefficients[4] * delayed_samples[4];
63
64 🖨
            end
65 🗀
        end // always
66 (a) endmodule
```

File Structure of This Project:






RTL Schematic:




Synthesized Design:




4. Performance Metrics:

- Measure and compare the throughput for both implementations (operations per second).
- Record the resource utilization, including CLBs, LUTs, and FFs, and its power consumption.
- Evaluate the clock frequency.

Power Consumption CLB:




Power Consumption DSP:




- From the above power consumption data of CLB and DSP implementation of the filter, we see that DSP implementation uses more power than the CLB.
- However, there is a flaw that we have used 4 DSP slices, but we believe this task can be accomplished with a smaller number of DSP slices.
- Almost 43% of the power consumption depends on DSP slices and if the DSP slices are to be reduced, the total power consumption would reduce substantially.

Timing Count and Severity of CLB:




Timing Count and Severity of DSP:



Resource Utilization of CLB:


| Name | Constraints | Status | Total Power | LUT | FF | BRAMs | URAM | DSP | Start | Elapsed |
|-------------|-------------|------------------------|-------------|-----|----|-------|------|-----|------------------|----------|
| ✓ ✓ synth_1 | constrs_1 | synth_design Complete! | | 2 | 11 | 0.00 | 0 | 0 | 1/10/24 10:56 AM | 00:00:21 |
| ✓ impl_1 | constrs_1 | route_design Complete! | 1.303 | 2 | 11 | 0.00 | 0 | 0 | 1/10/24 11:15 AM | 00:01:22 |

• Post-Synthesis Utilization:



| Resource | Estimation | Available | Utilization % |
|----------|------------|-----------|---------------|
| LUT | 2 | 63400 | 0.01 |
| FF | 11 | 126800 | 0.01 |
| IO | 19 | 210 | 9.05 |
| BUFG | 1 | 32 | 3.13 |
| | | | |

• Post-Implementation Utilization:




| Resource | Utilization | Available | Utilization % |
|----------|-------------|-----------|---------------|
| Resource | Ounzauon | Available | Otilization % |
| LUT | 2 | 63400 | 0.01 |
| FF | 11 | 126800 | 0.01 |
| IO | 19 | 210 | 9.05 |
| BUFG | 1 | 32 | 3.13 |
| | | | |

Resource Utilization of DSP:


| Name | Constraints | Status | Total Power | LUT | FF | BRAMs | URAM | DSP | Start | Elapsed |
|-------------|-------------|------------------------|-------------|-----|-----|-------|------|-----|------------------|----------|
| ✓ ✓ synth_1 | constrs_1 | synth_design Complete! | | 10 | 404 | 0.00 | 0 | 4 | 1/10/24 11:35 AM | 00:00:49 |
| √ impl_1 | constrs_1 | route_design Complete! | 2.277 | 2 | 44 | 0.00 | 0 | 4 | 1/10/24 11:39 AM | 00:01:23 |

• Post-Synthesis Utilization:



| Resource | Estimation | Available | Utilization % |
|----------|------------|-----------|---------------|
| LUT | 10 | 63400 | 0.02 |
| FF | 404 | 126800 | 0.32 |
| DSP | 4 | 240 | 1.67 |
| 10 | 19 | 210 | 9.05 |
| BUFG | 1 | 32 | 3.13 |

• Post-Implementation Utilization:



| Resource | Utilization | Available | Utilization % |
|----------|-------------|-----------|---------------|
| LUT | 2 | 63400 | 0.01 |
| FF | 44 | 126800 | 0.03 |
| DSP | 4 | 240 | 1.67 |
| 10 | 19 | 210 | 9.05 |
| BUFG | 1 | 32 | 3.13 |
| | | | |

5. Simulation and Verification:

- Simulate both designs to verify correctness.
- Ensure that both CLB and DSP slice implementations produce similar filtered outputs.

Test Bench for CLB Implementation:


```
FIR_Filter_CLB_58_71_Sim.v
C:/Users/S.M.Mubashir/Desktop/DSD_Assignment_58_71_CLB/DSD_Assignment_58_71_CLB.srcs/sim_1/new/FIR_Filter_CLB_58_71_Sim.v
    `timescale lns / lps
// GROUP MEMBERS: SAFIA FAIZ (CS-058), S.M.MUBASHIR RIZVI (CS-071)
7  module FIR_Filter_CLB_58_71_Sim;
9
      reg clk, rst; reg signed [15:0] x;
10
      wire signed [15:0] y;
11
12
      FIR Filter CLB 58 71 uut (
                             // Instantiate the FIR CLB module
13
        .clk(clk), .rst(rst), .x(x), .y(y)
14
      );
15
16
      // Clock generation
17
     always begin #5 clk = ~clk; end
18
19
      // Test stimulus
20 🗇
      initial begin
21
       clk = 0; rst = 1; x = 0;
22
       // Apply reset
23
       #10 rst = 0;
       // Apply input values and observe the output
25
       #5 x = 16'sd0: #5 x = 16'sd31: #5 x = 16'sd59: #5 x = 16'sd81:
       #5 x = 16'sd95; #5 x = 16'sd100; #5 x = 16'sd95; #5 x = 16'sd81;
26
27
        #5 x = 16'sd59; #5 x = 16'sd31; #5 x = 16'sd0;
                                                     #5 x = 16'sd31;
28
       #5 x = 16'sd59; #5 x = 16'sd81; #5 x = 16'sd95;
                                                    #5 x = 16'sd100;
29
       #5 x = 16'sd95; #5 x = 16'sd81; #5 x = 16'sd59; #5 x = 16'sd31;
30
       #5 x = 16'sd0;
                     #5 x = 16'sd31; #5 x = 16'sd59; #5 x = 16'sd81;
        #5 x = 16'sd95; #5 x = 16'sd100; #5 x = 16'sd95; #5 x = 16'sd81;
31
        #5 x = 16'sd59; #5 x = 16'sd31; #5 x = 16'sd0;
                                                     $5 x = 16'sd31;
32
33
        #5 x = 16'sd59; #5 x = 16'sd81; #5 x = 16'sd95; #5 x = 16'sd100;
34
        #5 x = 16'sd95; #5 x = 16'sd81; #5 x = 16'sd59; #5 x = 16'sd31;
35
        #5 x = 16'sd0; #250 $stop;
36 🗀
37 @ endmodule
```

Test Bench for DSP Implementation:

```
FIR_Filter_DSP_58_71_Sim.v
C:/Users/S.M.Mubashir/Desktop/DSD_Assignment_58_71_DSP/DSD_Assignment_58_71_DSP.srcs/sim_1/new/FIR_Filter_DSP_58_71_Sim.v
    'timescale lns / lps
2
4 ; // GROUP MEMBERS: SAFIA FAIZ (CS-058), S.M.MUBASHIR RIZVI (CS-071)
7  module FIR_Filter_DSP_58_71_Sim;
9
      reg clk, rst; reg signed [15:0] x;
10
      wire signed [15:0] y;
11
12
      FIR_Filter_DSP_58_71 uut ( // Instantiate the FIR DSP module
13
      .clk(clk), .rst(rst), .x(x), .y(y)
14
      );
15
16
      // Clock generation
17
      always begin #5 clk = ~clk; end
18
19
      // Test stimulus
20 🗇
      initial begin
21
       clk = 0; rst = 1; x = 0;
22
       // Apply reset
       #10 rst = 0;
23
24
       // Apply input values and observe the output
25
       #5 x = 16'sd0; #5 x = 16'sd31; #5 x = 16'sd59; #5 x = 16'sd81;
26
       #5 x = 16'sd95; #5 x = 16'sd100; #5 x = 16'sd95; #5 x = 16'sd81;
27
       #5 x = 16'sd59; #5 x = 16'sd31; #5 x = 16'sd0; #5 x = 16'sd31;
28
       #5 x = 16'sd59; #5 x = 16'sd81; #5 x = 16'sd95; #5 x = 16'sd100;
       #5 x = 16'sd95; #5 x = 16'sd81; #5 x = 16'sd59; #5 x = 16'sd31;
29
       #5 x = 16'sd0; #5 x = 16'sd31; #5 x = 16'sd59; #5 x = 16'sd81;
30
       #5 x = 16'sd95; #5 x = 16'sd100; #5 x = 16'sd95;
31
                                                    #5 x = 16'sd81;
       #5 x = 16'sd59; #5 x = 16'sd31; #5 x = 16'sd0;
32
                                                    #5 x = 16'sd31;
33
       #5 x = 16'sd59; #5 x = 16'sd81; #5 x = 16'sd95;
                                                   #5 x = 16'sd100;
       #5 x = 16'sd95; #5 x = 16'sd81; #5 x = 16'sd59; #5 x = 16'sd31;
34
35
       #5 x = 16'sd0; #250 $stop;
36 🖨
      end
37 @ endmodule
```

Behavioral Simulation:

- In both of test bench codes, we have given inputs of the signal using signed decimal digits of 16 bits each.
- Here is the signal of which values were converted into signed decimal digits:
 - It is a sine signal.
 - $100 * \sin(2 * \pi * \frac{1000}{20000} * n)$
 - Frequency: 1000Hz
 - Sampling Frequency: 20000 Hz
 - The signal values are rounded off to the nearest integer to input them easily into the test bench as signed decimal integers.



First 41 samples of the signal are used in the test bench and are shown below:

-81 0 31 59 81 95 100 95 81 59 31 0 -31 -59 -95 -100 -95 -81 -59 -31 0 31 59 81 95 100 95 81 59 31 -31 -59 -81 -95 -100 -95 -81 -59 -31 0]


Python:

Test


Bench:

```
#5 x = 16'sd31;
                                    #5 x = 16'sd59;
                                                      #5 x = 16'sd81;
                 #5 x = 16'sd100;
                                    #5 x = 16'sd95;
                                                           = 16'sd81;
    = 16'sd59;
                 #5 x = 16'sd31;
                                    #5 x = 16'sd0;
                                                      #5 x = 16'sd31;
  x = 16'sd59;
                 #5 x = 16'sd81;
                                    #5 x = 16'sd95;
                                                      #5 x = 16'sd100;
  x = 16'sd95;
                 #5 x = 16'sd81;
                                    #5 x = 16'sd59;
                                                      #5 x = 16'sd31;
  x = 16'sd0;
                 #5 x = 16'sd31;
                                    #5 x = 16'sd59;
                                                      #5 x = 16'sd81;
                 $5 x = 16$ sd100;
  x = 16'sd95;
                                                      #5 x = 16'sd81;
                                   #5 x = 16'sd95;
  x = 16'sd59;
                 #5 x = 16'sd31;
                                    #5 x = 16'sd0;
                                                      #5 x = 16'sd31;
  x = 16'sd59;
                 $5 x = 16'sd81;
                                    $5 x = 16'sd95;
                                                      #5 x = 16'sd100;
#5 x = 16'sd95;
                 #5 x = 16'sd81;
                                    #5 x = 16'sd59;
                                                      #5 x = 16'sd31;
#5 x = 16'sd0;
                 #250 $stop;
```

Behavioral Simulation of CLB Implementation:



Behavioral Simulation of DSP Implementation:



- The above simulation for DSP implementation of the filter does not show the correct output.
- We deduced that this may be due to some logical error in the Verilog code as the test bench for both CLB and DSP implementations is the same.
- However, we were successful in giving the desired signal as input which we wanted to test, and it is being displayed in the same manner as it is shown above in the Behavioral Simulation heading.

6. Documentation and Analysis:

- The graphs and reports of both implementations are shown in above.
- The Verilog code for both implementations, their test bench codes, the testing signal, the outputs, everything is shown above with side-by-side comparison of both implementations.

CLB Implementation:

• Strengths:

- **Flexibility:** CLBs offer a high degree of flexibility, allowing us to implement a variety of functions, including FIR filters.
- Parallelism: CLBs can be configured in parallel to perform multiple operations simultaneously, which is beneficial for efficient FIR filter implementations.
- Customization: We have the ability to customize the CLB configuration to meet specific filter requirements.

• Limitations:

- Limited Resources: CLBs may have limited resources, which can be a constraint when implementing complex FIR filters.
- Power Consumption: The flexibility and customization of CLBs come at the cost of potentially higher power consumption and throughput compared to more specialized approaches.
- Complexity: Configuring CLBs for FIR filters may require additional effort and expertise, making the design process more complex.

DSP Slices Implementation:

• Strengths:

- Dedicated Hardware: DSP slices are specifically designed for digital signal processing tasks, providing dedicated resources for filter computations.
- Optimized Arithmetic: DSP slices often include specialized arithmetic units that are optimized for efficient multiplication and accumulation, critical for FIR filters.
- Efficient Resource Usage: DSP slices can be more resource-efficient for certain applications, especially those requiring extensive signal processing.

• Limitations:

- Limited Flexibility: DSP slices are typically optimized for specific tasks and may not be as flexible as CLBs for general-purpose logic functions.
- Cost: Designs heavily reliant on DSP slices may be costlier due to the specialized nature of the hardware.

Conclusion:

- We were successful in completing and producing the output for the CLB-based implementation of the low-pass FIR filter.
- However, we failed to successfully produce an output for the DSP-based implementation. We searched for many documents and guides, but it seemed difficult to even initialize DSP slices (i.e., converting the CLB-based implementation code into a DSP-based implementation), but we managed to do that.
- We understand that we may have used more DSP slices than needed for the accumulation operation of a filter and we believe that this can be achieved using a smaller number of DSP slices.
- DSP slices are useful and efficient for arithmetic operations, especially for accumulation operations or multiplication of complex numbers.
- By using them, we can reduce the time it takes to calculate the final result and also reduce the number of resources being utilized in the design.