

# Unit 2

## COMBINATIONAL LOGIC DESIGN / CIRCUITS

### Introduction to logic Design:

The Boolean theorems and DeMorgan's thm's are useful in manipulating the logic expressions. We can then realize the logic expression using gates. The no. of logic gates required for the realization of a logical expression should be reduced to the minimum possible value. This is possible if we can simplify the logical expressions. In this chapter we will discuss one of the simplification technique called Karnaugh map or K-map.

### \* Classification of Digital Circuits:


The digital ckt's are basically classified into two categories namely:

- 1) Combinational ckt's.
- 2) Sequential ckt's.

## D) Combinational circuits:

A combinational ckt is a logic ckt the o/p of which depends only on the combination of i/p's. The o/p does not depend on the past value of i/p's or o/p's. Hence combinational ckt do not require any memory.


The block diagram is shown in fig.



A combinational ckt can have a no. of i/p's & a no. of o/p's. The ckt of fig. has 'n' i/p's & 'm' o/p's.

## 2) Sequential circuits:

The o/p of a sequential ckt depends on the present i/p's, the previous o/p & the sequence in which the i/p's are applied.



To provide the previous i/p or o/p a memory element is required to be used. Thus a sequential ckt need a memory element.

Fig. shows the block diagram of a sequential ckt which includes the memory element in the feed-back path.

## Comparison of Combinational & Sequential CKTs:

Combinational CKTs	Sequential CKTs.
1) Output depends on present inputs at that instant of time.	1) Output depends on present input & past inputs / outputs
2) Memory is not necessary	2) Memory is necessary
3) Clock input is not necessary	3) Clock input is necessary
4) eg: Address, subtractors, Code converters	4) eg: Flipflops, shift registers, counters

\* Code Converters : In this section, we are going to design following converter ckt's.

- 1) Binary to Gray code converter
- 2) Gray code to binary code converter

\* General procedure for code converter design :

- 1) Write the truth table
- 2) Write the K-map & obtain the reduced eqn's
- 3) Draw the logic diagram.

\* Binary to Gray Code Converter :

Decimal	Binary IIP's				Gray OIP's			
	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	G <sub>0</sub>
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1
2	0	0	1	0	0	0	1	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	0	1	0	1
6	0	1	1	0	0	1	0	0
7	0	1	1	1	0	1	0	0
8	1	0	0	0	1	1	0	1
9	1	0	0	1	1	1	1	1
10	1	0	1	0	1	1	1	0
11	1	0	1	1	1	1	1	0
12	1	1	0	0	1	0	1	1
13	1	1	0	1	1	0	1	1
14	1	1	1	0	0	0	0	1
15	1	1	1	1	1	0	0	0

8	4	2	1
8	4	2	
4	4	2	
4	2	2	
2	2	2	
2	2	2	
			1

K-map for  $G_3$

		B <sub>1</sub> B <sub>0</sub>	B <sub>3</sub> B <sub>2</sub>	00	01	11	10
		B <sub>3</sub> B <sub>2</sub>	00	0	1	0	0
		B <sub>3</sub> B <sub>2</sub>	01	1	0	1	0
		B <sub>3</sub> B <sub>2</sub>	11	1	1	1	1
		B <sub>3</sub> B <sub>2</sub>	10	1	1	1	1

O/P eqn:

$$\therefore G_3 = B_3$$

K-map for  $G_2$

		B <sub>1</sub> B <sub>0</sub>	B <sub>3</sub> B <sub>2</sub>	00	01	11	10
		B <sub>3</sub> B <sub>2</sub>	00	0	0	0	0
		B <sub>3</sub> B <sub>2</sub>	01	1	1	1	1
		B <sub>3</sub> B <sub>2</sub>	11	0	0	0	0
		B <sub>3</sub> B <sub>2</sub>	10	1	1	1	1

O/P eqn:

$$\therefore G_2 = B_3 B_2 + \bar{B}_2 B_3$$

$$= B_2 \oplus B_3$$

K-map for  $G_1$

		B <sub>1</sub> B <sub>0</sub>	B <sub>3</sub> B <sub>2</sub>	00	01	11	10
		B <sub>3</sub> B <sub>2</sub>	00	0	0	1	1
		B <sub>3</sub> B <sub>2</sub>	01	1	1	0	0
		B <sub>3</sub> B <sub>2</sub>	11	1	1	0	0
		B <sub>3</sub> B <sub>2</sub>	10	0	1	1	1

O/P eqn:

$$G_1 = \bar{B}_1 B_2 + \bar{B}_2 B_1$$

$$= B_1 \oplus B_2$$

K-map for  $G_0$


		B <sub>1</sub> B <sub>0</sub>	B <sub>3</sub> B <sub>2</sub>	00	01	11	10
		B <sub>3</sub> B <sub>2</sub>	00	1	1	1	1
		B <sub>3</sub> B <sub>2</sub>	01	1	1	1	1
		B <sub>3</sub> B <sub>2</sub>	11	1	1	1	1
		B <sub>3</sub> B <sub>2</sub>	10	1	1	1	1

O/P eqn:

$$G_0 = B_0 \bar{B}_1 + \bar{B}_0 B_1$$

$$= B_0 \oplus B_1$$

\* Logic diagram



# \* Gray to binary code conversion

8	4	2	1
9	5	3	1
10	6	2	2
11	7	4	1

Decimal	Gray code bits					Binary bits			
	G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	G <sub>0</sub>		B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>
0	0	0	0	0		0	0	0	0
1	0	0	0	1		0	0	0	1
2	0	0	1	0		0	0	1	1
3	0	0	1	1		0	0	1	0
4	0	1	0	0		0	1	1	1
5	0	1	0	1		0	1	1	0
6	0	1	1	0		0	1	0	0
7	0	1	1	1		0	1	0	1
8	1	0	0	0		1	1	1	1
9	1	0	0	1		1	1	1	0
10	1	0	1	0		1	1	0	0
11	1	0	1	1		1	1	0	1
12	1	1	0	0		1	0	0	0
13	1	1	0	1		1	0	0	1
14	1	1	1	0		1	0	1	1
15	1	1	1	1		1	0	1	0

\* K-map for B<sub>3</sub>

		G <sub>3</sub> G <sub>2</sub>				
		00	01	11	10	
		00	0	1	3	2
		01	4	5	7	6
		11	12	13	15	14
		10	1	9	1	10

$$(G_3 \oplus G_2) \oplus (G_3 \oplus G_1) = B_3 = G_3 \oplus G_2$$

$$\therefore B_3 = G_3$$

$$= G_3 \oplus G_2$$

\* K-map for B<sub>2</sub>

		G <sub>3</sub> G <sub>2</sub>			
		00	01	11	10
		00		(1)	1
		01	(1)	1	
		11		(1)	1
		10	(1)	1	

\* K-map for B<sub>2</sub>

		G <sub>3</sub> G <sub>2</sub>			
		00	01	11	10
		00		1	1
		01	1	1	
		11		1	1
		10	1	1	1

$$B_2 = \overline{G_3}G_2 + G_3\overline{G_2}$$

$$= G_3 \oplus G_2$$

		G <sub>3</sub> G <sub>2</sub>			
		00	01	11	10
		00		(1)	1
		01	(1)	1	
		11		(1)	1
		10	(1)	1	

$$B_1 = \overline{G_3}\overline{G_2}G_1$$

$$= \overline{G_3}G_2\overline{G_1}$$

$$= G_3\overline{G_2}G_1$$

$$= G_3\overline{G_2}\overline{G_1}$$

$$\begin{aligned}
 B_1 &= \bar{G}_3 \bar{G}_2 G_1 + \bar{G}_3 G_2 \bar{G}_1 + G_3 G_2 G_1 + G_3 \bar{G}_2 \bar{G}_1 \\
 &= \bar{G}_1 (\underbrace{\bar{G}_3 G_2 + G_3 \bar{G}_2}_{\text{EX-OR}}) + G_1 (\underbrace{\bar{G}_2 \bar{G}_1 + G_3 G_2}_{\text{EX-NOR}}) \\
 &= \bar{G}_1 (G_3 \oplus G_2) + G_1 (\bar{G}_3 \oplus G_2)
 \end{aligned}$$

Let  $G_3 \oplus G_2 = X$

$$\begin{aligned}
 B_1 &= \bar{G}_1 X + G_1 \bar{X} \\
 &\equiv G_1 \oplus X \\
 &= G_1 \oplus G_2 \oplus G_3
 \end{aligned}$$

\* K-map for  $B_0$

$\bar{G}_1 \bar{G}_0$	00	01	11	10	
$\bar{G}_3 \bar{G}_2 \bar{G}_1 \bar{G}_0$	00	01	11	10	$\bar{G}_3 \bar{G}_2 G_1 \bar{G}_0$
$\bar{G}_3 G_2 \bar{G}_1 \bar{G}_0$	01	01	11	10	$\bar{G}_3 G_2 G_1 \bar{G}_0$
$G_3 G_2 \bar{G}_1 \bar{G}_0$	11	11	11	10	$G_3 G_2 G_1 G_0$
$G_3 \bar{G}_2 \bar{G}_1 \bar{G}_0$	10	01	01	01	$G_3 \bar{G}_2 G_1 G_0$

$$\begin{aligned}
 B_0 &= \bar{G}_3 \bar{G}_2 \bar{G}_1 \bar{G}_0 + \bar{G}_3 G_2 \bar{G}_1 \bar{G}_0 + \bar{G}_3 \bar{G}_2 G_1 \bar{G}_0 + \bar{G}_3 G_2 G_1 \bar{G}_0 \\
 &\quad + G_3 \bar{G}_2 \bar{G}_1 G_0 + G_3 G_2 \bar{G}_1 \bar{G}_0 + G_3 \bar{G}_2 G_1 \bar{G}_0 + G_3 \bar{G}_2 G_1 G_0 \\
 &= \bar{G}_1 \bar{G}_0 (\underbrace{\bar{G}_3 G_2 + G_3 \bar{G}_2}_{\text{EX-OR}}) + \bar{G}_1 G_0 (\underbrace{\bar{G}_3 \bar{G}_2 + G_3 G_2}_{\text{EX-NOR}}) \\
 &\quad + G_1 \bar{G}_0 (\underbrace{\bar{G}_3 G_2 + G_3 \bar{G}_2}_{\text{EX-OR}}) + G_1 G_0 (\underbrace{\bar{G}_3 \bar{G}_2 + G_3 G_2}_{\text{EX-NOR}})
 \end{aligned}$$

$$\begin{aligned}
 B_0 &= \bar{G}_1 \bar{G}_0 (G_3 \oplus G_2) + \bar{G}_1 G_0 (\bar{G}_3 \oplus G_2) \\
 &\quad + G_1 \bar{G}_0 (G_3 \oplus G_2) + G_1 G_0 (\bar{G}_3 \oplus G_2) \\
 &= (G_3 \oplus G_2) (\bar{G}_1 \bar{G}_0 + G_1 \bar{G}_0) + (\bar{G}_3 \oplus G_2) (\bar{G}_1 G_0 + G_1 G_0) \\
 &= (G_3 \oplus G_2) (\bar{G}_1 \oplus G_0) + (\bar{G}_3 \oplus G_2) (G_1 \oplus G_0)
 \end{aligned}$$

Let  $x = G_3 \oplus G_2$  and  $y = G_1 \oplus G_0$


$$B_0 = x \bar{y} + \bar{x} y = x \oplus y$$

∴ Substituting the value of  $x$  &  $y$ , we get.

$$B_0 = (G_3 \oplus G_2) \oplus (G_1 \oplus G_0)$$

$$= G_3 \oplus G_2 \oplus G_1 \oplus G_0$$

\* Logic dig



## Adders

### Rules:

Sum      Carry

$$1) 0 + 0 = 0 \quad 0$$

$$2) 0 + 1 = 1 \quad 0$$

$$3) 1 + 0 = 1 \quad 0$$

$$4) 1 + 1 = 0 \quad 1$$

$$5) 1 + 1 + 1 = 1 \quad 1$$

### Types of Binary Adders:

① Half adder


② Full adder

#### ① Half adder:

Half adder is a combinational CKT with two i/p's & two o/p's. It is the basic building block for addition of two single bit numbers.

This CKT has two i/p's namely A & B and two o/p's namely 'sum' & 'carry'

The block diagram & truth table of half adder is given below.



A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

K-map & simplified exp's for output

① K-map for sum

A	B	$\bar{B}$	B
$\bar{A}$	0	1	$\bar{A}B$
A	1	0	
		AB	

$$\therefore \text{Sum} = \bar{A}B + A\bar{B}$$

$$S = A \oplus B$$


K-map for carry

A	B	$\bar{B}$	B
$\bar{A}$	0	0	
A	0	0	1
		AB	

$$\therefore \text{carry} = AB$$

$$C = AB$$

Half adder ckt



Half adder using only NAND gates:

$$① S = \bar{A}B + A\bar{B} \quad ② C = AB$$

Consider the eq's separately

$$S = \bar{A}B + A\bar{B}$$


Take double inversion, we get

$$S = \overline{AB} + A\overline{B}$$


Use deMorgan's thm

$$S = \overline{\overline{A}\overline{B}}, A\overline{B}$$

Similarly,  $C = AB = \overline{\overline{A}\overline{B}}$



### \* Half adder using basic gates



## Disadvantage of half adder:

Adding two nos. A & B,

$$\text{Let } A = A_1 \ A_0$$

$$B = B_1 \ B_0$$

$$\begin{array}{r} \text{Addn is} \\ \hline A_1 \ A_0 \\ + B_1 \ B_0 \\ + C_0 \\ \hline C_1 \ S_1 \ S_0 \end{array} \quad \left\{ \begin{array}{l} C_0 \Rightarrow \\ \text{carry generated} \\ \text{from the addn} \\ (A_0 + B_0) \end{array} \right.$$

A half adder can add  $A_0$  &  $B_0$  to produce  $S_0$  &  $C_0$ . But the addn of next bits requires the addn of  $A_1$ ,  $B_1$  &  $C_0$ .


The addn of three bits is not possible to perform by using a half adder.

## Full adder:


To overcome the drawback of half adder ckt. a 3 single bit adder ckt called Full adder is developed.

It can add two one-bit nos. A & B & carry cin. The full adder is a three input & two output combinational ckt.

The block dig. & truth table of full adder is shown below.

Truth tableBlock diagram

A	B	Cin	S	Co
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


K-map for sum

$$\begin{aligned}
 S &= \bar{A}\bar{B}\bar{C}\text{in} + \bar{A}B\bar{C}\text{in} + A\bar{B}\bar{C}\text{in} + AB\bar{C}\text{in} \\
 &= \text{Cin} \underbrace{(\bar{A}\bar{B} + AB)}_{\text{EX-NOR}} + \bar{\text{Cin}} \underbrace{(\bar{A}B + A\bar{B})}_{\text{EX-OR}}
 \end{aligned}$$

$$\begin{aligned}
 S &= \text{Cin} (\bar{A} \oplus B) + \bar{\text{Cin}} (A \oplus B) \\
 &= \text{Cin} \bar{x} + \bar{\text{Cin}} x = \text{Cin} \oplus x \\
 &= \text{Cin} \oplus (\bar{A}B + A\bar{B}) \\
 \therefore S &= \text{Cin} \oplus A \oplus B
 \end{aligned}$$


$$\left\{
 \begin{array}{l}
 \text{Let } \\
 x = \bar{A}B + A\bar{B} \\
 \therefore \bar{A}B + A\bar{B} = \\
 A \oplus B
 \end{array}
 \right.$$

K-map for co output:





$$C_o = \overline{A} \overline{B} + A \overline{c}_{in} + B \overline{c}_{in}$$

Logic dig:



➤ full adder using two half adders:






Proof:

$$\begin{aligned}
 C_0 &= (A \oplus B) \text{cin} + AB \\
 &= (\bar{A}B + A\bar{B}) \text{cin} + AB \\
 &= \bar{A}B \text{cin} + A\bar{B} \text{cin} + AB \\
 &= \bar{A}B \text{cin} + A\bar{B} \text{cin} + ABC(1 + \text{cin}) \\
 &= \bar{A}B \text{cin} + A\bar{B} \text{cin} + AB + ABC \text{cin} \\
 &= B \text{cin}(\bar{A} + A) + A\bar{B} \text{cin} + AB \\
 &= B \text{cin} + A\bar{B} \text{cin} + AB \\
 &= B \text{cin} + A\bar{B} \text{cin} + ABC(1 + \text{cin}) \\
 &= B \text{cin} + A\bar{B} \text{cin} + AB + A\bar{B} \text{cin} \\
 &= B \text{cin} + A \text{cin} (\bar{B} + B) + AB \\
 &= B \text{cin} + A \text{cin} + AB
 \end{aligned}$$

$C_0 = AB + A \text{cin} + B \text{cin}$

→ ←



## \* Binary Subtractors

Rules:

$$1) 0 - 0 = 0$$

$$2) 0 - 1 = 1 \text{ with borrow 1}$$

$$3) 1 - 0 = 1$$

$$4) 1 - 1 = 0$$

## \* Types of Binary Subtractors

1) Half Subtractor

2) Full Subtractor


### ① Half Subtractor

Half Subtractor is a combinational  
Ckt with two i/p's & two o/p's (difference  
& borrow)

It produces the difference bet' the  
two binary bits at the i/p & also produces  
an o/p (Borrow) to indicate if a 1 has  
been borrowed.

In the subtraction (A-B), A is called  
as minuend & B is called as subtrahend bit



Block diagram



Truth table :

A	B	D	Bo
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

K-maps for the diff'n & borrow op's :




$$\therefore D = \bar{A}B + A\bar{B}$$

$$= A \oplus B$$

$$\therefore Bo = \bar{A}B$$

Logic diagram :




## Full Subtractor:

The full subtractor is a combinational GKT. with three i/p's A, B & Bin' & two o/p's D & Bo.

A is the minuend, B is subtracted, Bin is the borrow produced by the previous stage, D is the difference o/p & Bo is the borrow o/p.


## Block diagram:



## Truth table:


A	B	Bin	D	Bo
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

K-map for borrow:



$$B_0 = \bar{A}B_{bin} + \bar{A}B + BB_{bin}$$

K-map for Difference:



$$D = \bar{A}\bar{B}B_{bin} + \bar{A}B\bar{B}_{bin} + A\bar{B}\bar{B}_{bin} + AB{bin}$$

$$= \text{Bin}(\underbrace{\bar{A}\bar{B} + AB}_{\text{EX-OR}}) + \text{Bin}(\underbrace{\bar{A}B + A\bar{B}}_{\text{EX-OR}})$$

$$D = \text{Bin}(A \oplus B) + \text{Bin}(A \oplus B) = \text{Bin}X + \text{Bin}X$$


Let  $A \oplus B = X$

$$\therefore D = \text{Bin} \oplus A \oplus B$$


$$= \text{Bin} \oplus X$$

$$= \text{Bin} \oplus A \oplus B$$

Logic diagram:



Full Subtractor using two half subtractor



$$\begin{aligned} B_o &= (\overline{A \oplus B}) \text{ Bin} + \overline{AB} \\ &= (\overline{\overline{A}B + A\overline{B}}) \text{ Bin} + \overline{AB} \\ &= (\overline{\overline{A}\overline{B}} + A\overline{B}) \text{ Bin} + \overline{AB} \\ &= \overline{\overline{A}\overline{B}} \text{ Bin} + A\overline{B} \text{ Bin} + \overline{AB} \\ &= \overline{A}\overline{B} \text{ Bin} + A\overline{B} \text{ Bin} + \overline{AB}(1 + \text{Bin}) \\ &= \overline{A}\overline{B} \text{ Bin} + A\overline{B} \text{ Bin} + \overline{AB} + \overline{A}\overline{B} \text{ Bin} \end{aligned}$$

$$\begin{aligned}
 B_0 &= \bar{A} \bar{B} B \text{in} + B B \text{in}(A + \bar{A}) + \bar{A} B \\
 &= \bar{A} \bar{B} B \text{in} + B B \text{in} \bar{A} B \\
 &= \bar{A} \bar{B} B \text{in} + B B \text{in} + \bar{A} B(1 + B \text{in}) \\
 &= \bar{A} \bar{B} B \text{in} + B B \text{in} + \bar{A}' B + \bar{A} B B \text{in} \\
 &= \bar{A} B \text{in} (\bar{B} + B) + B B \text{in} + \bar{A} B
 \end{aligned}$$

$$B_0 = \bar{A} B \text{in} + B B \text{in} + \bar{A} B$$

## \* Multiplexer (Data Selector):

Multiplexer is a special type of combinational ckt. The block dig of multiplexer & its equivalent ckt. is shown in fig (a) & (b).




fig (a)




fig (b)

There are  $n$  data I/P's, one O/P &  $m$  select I/P's, with  $2^m = n$ . A multiplexer is a digital ckt. which selects one of the  $n$  data I/P's & routes it to the O/P. The selection of one of the  $n$  I/P's is done by the select I/P's. To select  $n$  I/P's we need  $m$  select lines such that  $2^m = n$ . Depending on the digital

Code applied at the select IIP's, one out of  $n$  data sources is selected & transmitted to the single o/p Y.

E is called as a strobe or enable IIP which is useful for cascading. It is generally an active low terminal that means it will perform the required operation when it is low.

#### \* Necessity of multiplexers:

In most of the electronic systems, the digital data is available on more than one lines. It is necessary to route this data over a single line. Under such circumstances we require a ckt which selects one of the many IIP's at a time. This ckt is nothing else but a multiplexer which has many IIP's, one o/p & some select IIP's. Multiplexer improves the reliability of the digital system because it reduces the no. of external wired connections.


#### \* Advantages of multiplexers:

- 1) It reduces the no. of wires.
- 2) So it reduces the ckt complexity & cost.
- 3) We can implement many combinational ckt. using MUX
- 4) It simplifies the logic design.
- 5) It does not need the K-map & simplification.

## \* Types of multiplexers


- 1) 2:1 multiplexer
- 2) 4:1 multiplexer
- 3) 8:1 multiplexer
- 4) 16:1 multiplexer
- 5) 32:1 multiplexer

### 1) 2:1 multiplexer




$$Y = \bar{S}D_0 + SD_1 \quad \leftarrow \text{logic exp}$$

### Logic diagram:



## 2) 4:1 multiplexer

a) Block diagram




b) Truth table

Select i/p's		O/P
$S_1$	$S_0$	$Y$
0	0	$D_0$
0	1	$D_1$
1	0	$D_2$
1	1	$D_3$


Logic exp

$$Y = \overline{S_1} \overline{S_0} D_0 + \overline{S_1} S_0 D_1 + S_1 \overline{S_0} D_2 + S_1 S_0 D_3$$



\* 8 : 1 Multiplexer :

(a) Block diagram:




b) Truth table:

Select '1's			Output Y
S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Y
0	0	0	D <sub>0</sub>
0	0	1	D <sub>1</sub>
0	1	0	D <sub>2</sub>
0	1	1	D <sub>3</sub>
1	0	0	D <sub>4</sub>
1	0	1	D <sub>5</sub>
1	1	0	D <sub>6</sub>
1	1	1	D <sub>7</sub>

Logic exp<sup>2</sup>:

$$\begin{aligned}
 Y = & \bar{S}_1 \bar{S}_0 D_0 + \bar{S}_2 \bar{S}_1 S_0 D_1 + \bar{S}_2 S_1 \bar{S}_0 D_2 + \bar{S}_2 S_1 S_0 D_3 \\
 & + S_2 \bar{S}_1 \bar{S}_0 D_4 + S_2 \bar{S}_1 S_0 D_5 + S_2 S_1 \bar{S}_0 D_6 + S_2 S_1 S_0 D_7
 \end{aligned}$$

Logic dig  $\Rightarrow$



8:1 MUX using gates

## Multiplexer IC's

### 1) 16:1 MUX (74150):

D7	1	24	Vcc
D6	2	23	D8
D5	3	22	D9
D4	4	21	D10
D3	5	20	D11
D2	6	19	D12
D1	7	18	74150
D0	8	17	D13
$\bar{E}$	9	16	D14
$\bar{Y}$	10	15	D15
S3	11	14	S0
GND	12	13	S1
		12	S2

Where,

D0-D15 → Data inputs

S0-S3 → Select inputs

$\bar{E}$  → Active low

enable i/p

$\bar{Y}$  → Complemented

O/P.

### 2) 8:1 MUX (74151)

D3	1	16	Vcc
D2	2	15	D7
D1	3	14	D6
D0	4	13	D5
D	5	12	MUX
$\bar{Y}$	6	11	74151
$\bar{E}$	7	10	D4
GND	8	9	S0
			S1
			S2

Where,

D0-D7 → Data i/p's

S0-S2 → Select i/p's

$\bar{E}$  → Active low

enable i/p

$\bar{Y}$  → O/P

$\bar{Y}$  → Complemented  
O/P.

\* Use of Mux for combinational ckt design:  
 procedure:

- ② A truth table or logic exp<sup>2</sup> is std. sop or pos form is given to us.
- ① Identify the decimal no. corresponding to each minterm in the given exp as illustrated below.

$$Y = \bar{A}\bar{B}\bar{C} + A\bar{B}C + A'BC + A'B'C$$


000	101	111
0	5	7

- 2) The i/p lines of a multiplexer, corresponding to these numbers (0, 5, 7) are connected to logic 1 level.
- 3) All the other i/p lines are connected to the select i/p's logic 0 level.
- 4) The i/p's (A, B, C) are to be connected to the select inputs.

Example:


- 1) Implement the following example using MUX

$$Y = \sum m(0, 1, 2, 3, 6, 7)$$



A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1

## \* Demultiplexers:



The block diagram of a demultiplexer or decoder is shown in fig. It has only one i/p 'n' outputs & 'm' select inputs. A demux performs the reverse operation of a multiplexer i.e. it receives one i/p & distributes it over several o/p's. At a time only one o/p line is selected by the select lines & the i/p is transmitted to the selected o/p line. The enable i/p will enable the demultiplexer.


The eqv. bet<sup>n</sup> bet<sup>n</sup> the n o/p lines & m select lines is as follows:

$$n = 2^m$$

## Types of demultiplexers:

- ① 1 : 2 demultiplexer
- 2) 1 : 4 demultiplexer
- 3) 1 : 8 demultiplexer
- 4) 1 : 16 demultiplexer.

### 1) 1:2 demultiplexer:




Pin  $\rightarrow$  data IIP

- S  $\rightarrow$  select IIP


$y_0 \& y_1 \rightarrow$  outputs.

### 2) 1:4 demultiplexer:



$s_1$	$s_0$	$y_0$	$y_1$	$y_2$	$y_3$
0	0	Pin	0	0	0
0	1	0	Pin	0	0
1	0	0	0	Pin	0
1	1	0	0	0	Pin

3) 1:8 demultiplexer




## Truth table

## \* Multiplexer Tree:

The multiplexers having more number of i/p's can be obt'd by cascading two or more multiplexers with less no. of i/P's. This is called as a multiplexer tree.


## \* Example:

- Obtain 8:1 MUX using 4:1 MUX.



Note: Students should draw the truth table.

2) Implement 16:1 Mux using 4:1 MUX.



→ Draw truth table

[HW] - Multiplexer tree

- 1) Implement 16:1 Mux using 8:1 Mux
- 2) Implement 4:1 MUX using 2:1 MUX
- 3) Implement 32:1 MUX using 16:1 MUX
- 4) Implement 32:1 MUX using 8:1 MUX.

[HW] - demultiplexer tree


- 1) obtain 1:8 line demux using 1:4 line demux
- 2) Draw 1:16 using 1:4 demux
- 3) obtain 1:6 demux using 1:8 demux

## \* Demultiplexer Tree:

Similar to multiplexer we can construct the demultiplexer with more no. of lines using demultiplexers having lower no. of lines.  
This is called as demultiplexer tree.


### \* Examples :

- 1) obtain 1:4 line demux using 1:2 demux.



\* draw truth table of 1:4 demux.

- 2) obtain 1:32 demux using 1:8 demux.




- 2) Memory is not necessary
  - 2) Memory is necessary
  - 3) Clock i/p is not
  - 3) Clock i/p is necessary
  - necessary
- 4) eg: Address, subtractors,
  - 4) Flip flop, shift registers,
  - code converters etc.
  - Counters etc.

### \* Encoder:

Encoder is a combinational ckt which is designed to perform the inverse operation of the decoder.

An encoder has 'n' no. of i/p's & 'm' no. of o/p lines. An encoder produces an m bit binary code corresponding to the digital i/p number. Block diagram of encoder is shown in fig.



The encoder accepts an n i/p digital word & converts it into an m bit another digital word.

### \* Types of Encoders:

The types of encoders which are going to discuss are as follows:

- 1) Priority encoder
- 2) Decimal to BCD encoder
- 3) Octal to binary encoder
- 4) Hexadecimal to binary encoder.

## 1) Priority Encoder :

This is a special type of encoder. Priorities are given to the i/p lines. If two or more i/p lines are '1' at the same time, then the i/p line with highest priority will be considered.

The block diagram & truth table of a priority encoder is shown in fig.

Highest priority

i/p		Highest	I/P's			Lowest		O/P.	
D <sub>3</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Y <sub>1</sub>	Y <sub>0</sub>		
D <sub>3</sub>	Priority	0	0	0	0	X	X		
D <sub>2</sub>	encoder	0	0	0	1	0	0		
D <sub>1</sub>		0	0	1	X	0	1		
D <sub>0</sub>		0	1	X	X	1	0		
lowest priority i/p		1	X	X	X	1	1		

(a) Block diagram

(b) Truth table.

There are four i/p's D<sub>0</sub> to D<sub>3</sub> & two o/p's Y<sub>1</sub> & Y<sub>0</sub>. Out of four i/p's D<sub>3</sub> has the highest priority & D<sub>0</sub> has the lowest priority. That means if D<sub>3</sub> = 1 then Y<sub>1</sub> Y<sub>0</sub> = 11. Similarly if D<sub>3</sub> = 0 & D<sub>2</sub> = 1 then Y<sub>1</sub> Y<sub>0</sub> = 10 irrespective of the other i/p's.

2) Decimal to BCD Encoder:

The block diagram of decimal to BCD encoder is shown in fig (a) & truth table in fig (b)

Decimal I/P	dec. to BCD encoder	TIP				output DCBA
		D	C	B	A	
0		0				0000
1		1				0001
2		0	1			0010
3		0	1	1		0011
4		0	1	0	1	0100
5		0	1	0	1	0101
6		0	1	1	0	0110
7		0	1	1	1	0111
8						1000
9						1001

(a) Block diagram

Design of encoder:

Consider O/P D. From table we observe that  $D=1$  only when decimal I/P is 8 or 9

$$\therefore D = 8+9$$


Similarly the expressions for the O/P's are,

$$C = 4+5+6+7$$

$$B = 2+3+6+7$$

$$A = 1+3+5+7+9.$$

Logic diagram using basic gates:



\* Decimal to BCD Encoder IC 74147

a) Logic symbol

b) Pin configuration





Fig (a) shows the logic symbol & fig (b) shows the pin configuration of IC 74147

$A_1$  to  $A_8$  are the active low i/p's &  $A, B, C, D$  are the active low o/p's.

### Truth table

Inputs									Outputs (Inverted BCD)				Normal BCD			
$\bar{A}_1$	$\bar{A}_2$	$\bar{A}_3$	$\bar{A}_4$	$\bar{A}_5$	$\bar{A}_6$	$\bar{A}_7$	$\bar{A}_8$	$\bar{A}_9$	D	C	B	A	D	C	B	A
1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0
X	X	X	X	X	X	X	X	0	0	0	1	1	0	1	0	0
X	X	X	X	X	X	X	0	1	0	1	1	1	0	0	0	0
X	X	X	X	X	X	0	1	1	1	0	0	0	0	1	1	1
X	X	X	X	0	1	1	1	1	0	0	1	0	1	1	0	0
X	X	X	X	0	1	1	1	1	1	0	1	0	0	1	0	1
X	X	X	0	1	1	1	1	1	1	0	1	1	0	1	0	0
X	X	0	1	1	1	1	1	1	1	1	0	0	0	0	1	1
X	0	1	1	1	1	1	1	1	1	1	0	1	0	0	1	0
0	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	1

- $A_1$  to  $A_9$  are the i/p's having with  $A_1$  having the lowest priority &  $A_9$  having the highest priority.
- From the truth table, all nine i/p's are ACTIVE LOW representing decimal digit from 1 to 9. In response to input, chip produces inverted BCD code corresponding to highest numbered ACTIVE INPUT.
- When all i/p's are held high, o/p  $\bar{D}\bar{C}\bar{B}\bar{A} = 1111$  i.e.  $DCBA = (0000)_2 = (0)_10$ . Thus a decimal 0 is represented.
- The truth table also shows the normal BCD o/p


which is actually the inversion of the OIP of ZC.  
As A9 is the highest priority IIP, if  $A_9 = 0$  then  
the remaining IIP lines are treated as don't care  
and the inverted BCD OIP is produced as  
 $\overline{D}\ \overline{C}\ \overline{B}\ \overline{A} = 0110$ . The same logic is applicable  
for other IIP's.

# \* Adder : (Binary Adder)

## Full adder :

To overcome the drawback of Half Adder circuit, a 3-single bit adder ckt called Full Adder is developed.

It can add two one-bit numbers A and B and carry cin. The full adder is a three i/p & two output combinational ckt. The block diagram & truth table is given below.




A	B	Cin	Inputs			Outputs	
			A	B	Cin	S	Co
0	0	0	0	0	0	0	0
0	0	1	0	0	1	1	0
0	1	0	0	1	0	1	0
0	1	1	1	1	0	0	1
1	0	0	1	0	1	0	1
1	0	1	1	0	1	0	1
1	1	0	0	0	1	1	0
1	1	1	1	1	1	1	1

a) Block diagram

b) Truth table

## K-map for sum o/p :



$$\therefore S = \bar{A}\bar{B}c_{in} + \bar{A}B\bar{c}_{in} + A\bar{B}c_{in} + AB\bar{c}_{in}$$

$$S = \underbrace{\text{cin}(\bar{A}\bar{B} + AB)}_{\text{EX-NOR}} + \underbrace{\bar{c}_{in}(\bar{A}B + A\bar{B})}_{\text{EX-OR}}$$

EX-NOR

EX-OR

$$\therefore S = \text{cin}(\bar{A}B + A\bar{B}) + \bar{c}_{in}(\bar{A}B + A\bar{B})$$

Let  $X = \bar{A}B + A\bar{B}$ .

$$\therefore S = \text{cin} \bar{X} + \bar{c}_{in} X$$


$$= \text{cin} \oplus X$$

$$\therefore S = \text{cin} \oplus (\bar{A}B + A\bar{B})$$

But  $\bar{A}B + A\bar{B} = A \oplus B$

$$\therefore \boxed{S = \text{cin} \oplus A \oplus B}$$

K-map for Co output :




$$\therefore \boxed{Co = AB + Ac_{in} + Bc_{in}}$$

\* n-bit parallel adder :

The full adder is capable of adding only two single digit binary numbers along with a carry in. But in practice we need to add binary nos. which are much longer than just one bit.

To add two n-bit binary numbers we need

to use the n-bit parallel adder shown in fig. It uses a no. of full adders in cascade. The carry output of the previous full adder is connected to the carry i/p of the next full adder.




#### \* 4-bit parallel adder using full adders:


The block diagram of a 4-bit parallel adder using full adders is shown in fig.

$A_0$  and  $B_0$  represent the LSBs of the four bit words  $A$  and  $B$ . Hence Full adder-0 is the lowest stage. Hence its  $C_{in}$  has been permanently made 0.

The rest of connections are exactly same as those of n-bit parallel adder.



The four bit parallel adder is a very common logic ckt. It is normally shown by a block diagram as shown below.




- \* Design a 4-bit adder using three full adders & one half adder.

\* n-bit serial adder:

The ckt diagram of an n-bit serial adder is shown in fig.

Two shift registers, one full adder, a D flip flop and an AND gate are used.

"so" stands for the serial o/p of the shift register. so the serial o/p of the two shift registers are applied to the A and B i/p's of a full adder. The sum o/p of the full adder is coupled to the serial input SI of register-1. Carry o/p Co of the full adder is applied to the data i/p of the D F/F. The Q output of the flip-flop is connected to carry input cin of full adder. The D F/F is +ve edge triggered and the clock pulses are obt'd. from the output of an AND gate. The two i/p's to the AND gate are clock (CLK) and, Shift right i/p of the registers.



## Operation:

- 1) Let register -1 hold the first number & register -2 hold the other number.
- 2) The D FIF is cleared initially so  $Q=0$  and  $c_{in}=0$ .
- 3) The serial o/p (so) of the two registers will provide the LSBs of the two nos. They will act as bits A and B for the full adder.
- 4) The full adder will add these bits and produce sum s and carry out  $c_0$ . Thus the addition of LSBs is complete.
- 5) Now the clock pulse is applied to both the shift registers. So the two numbers are right shifted by one bit each. The clock pulse gets applied to the D FIF also and  $Q=c_{in}=c_{out}=0$ .
- 6) The adder adds the two bits available at the SO outputs of the two registers and
- 7) The same operation will continue & we will get the addition of two numbers in a bit by bit manner.
- 8) Note that the sum of  $(1010)_2$  i.e.  $(10)_{10}$  and  $(0101)_2$  i.e.  $(5)_{10}$  is  $(1111)_2$  i.e.  $(15)_{10}$ .

## \* Features of serial adder:

- 1) The addition of pair of bits only takes place at any instant of time.
- 2)  $(n-1)$  number of clock cycles are reqd. to complete the addition.
- 3) The process of addition continues until the shift right control is disabled.
- 4) Sum is available in the serial form.

\* Disadvantages of Serial Addition:

- 1) More time is reqd. to complete the addition.
- 2) A complicated ckt is reqd.
- 3) The ckt contains more no. of components.
- 4) The sum & carry are available in the serial form so result of addition can not be seen at once.

\* Comparison of Serial and parallel Addition:


Parallel Adder	Serial Adder
1) Clock pulse is not necessary	1) Clock pulse is necessary
2) All the bits are added simultaneously	2) One pair of bits is added at a time
3) Result is in lla form	3) Result is in serial form
4) Time taken to complete the addition is very short.	4) Time taken to complete the addition is very long.
5) Less no. of components are required	5) More number of components are reqd.
6) Less cost	6) More cost.
7) Less ckt complexity	7) More ckt complexity.

\* 4-Bit binary parallel Adder (IC 7483):

It is the most common binary lla adder in the integrated ckt form (IC74LS83|74LS283)

It is a 4-bit parallel adder which consists of four interconnected full adders along with the

look ahead carry ckt. Fig shows the functional symbol of IC 74LS283 / 7483.  $A_3A_2A_1A_0$  is a four bit word A and  $B_3B_2B_1B_0$  is another word B. Both these words are applied at the inputs of the IC.  $C_{in}$  is the i/p carry and  $C_{out}$  represents the o/p carry.  $S_3S_2S_1S_0$  represent the sum o/p's with  $S_3$  MSB.



#### \* Pin Configuration of 7483:

$A_4$	1	16	$B_4$
$S_3$	2	15	$S_4$
$A_3$	3	14	$C_{in}$
$B_3$	4	13	$C_{out}3$
VCC	5	12	GND
$S_2$	6	11	$B_1$
$B_2$	7	10	$A_1$
$A_2$	8	9	$S_1$

7483

\* Single digit BCD adder using IC 7483:

A BCD adder adds two BCD digits and produces a BCD digit. A BCD can not be greater than 9.

The BCD addition can be explained with the help of the following three cases.

Case 1:

Sum equal to less than 9 but carry = 0

Decimal	BCD
7	0 1 1 1
$+ \frac{1}{}$	0 0 0 1
8	1 0 0 0 ← sum

Here the sum is correct and in the true BCD form.

Case 2 :

Sum greater than 9 but carry = 0

Decimal	BCD
7	0 1 1 1
$+ \frac{4}{}$	0 1 0 0
11	1 0 1 1

} Invalid BCD no.

So to correct the answer add six (0110) to the invalid BCD answer as follows.

1 0 1 1	← Invalid BCD answer
$+ \frac{0 1 1 0}{}$	← Add (6) <sub>10</sub> for correction
0 0 0 1 0 0 0 1	← Correct answer.

Case 3 :

Sum less than or equal to 9 but carry = 1

Decimal	BCD
9	1 0 0 1
+ 8	+ 1 0 0 0
17	<span style="border: 1px solid black; padding: 2px;">1</span> 0 0 0

← wrong result

Final carry      → sum is valid BCD no.

The result of addition is  $00010001 = (11)_{10}$  which is not correct.

Hence we have to add six (0110) as follows:

0 0 0 1	0 0 0 1	← Incorrect answer
0 0 0 0	0 1 1 0	← Add 6 for correction
0 0 0 1	0 1 1 1	← Correct BCD answer
1	7	

\* Block diagram of BCD adder:




Fig. shows the block diagram of the BCD adder. It consists of a 4-bit binary adder to add the given nos. A & B.

A combinational ckt to check if sum is greater than 9 or carry = 1. One more 4-bit binary adder is used to add six (0110) to the incorrect sum if sum > 9 or carry = 1.

So we have to design the combinational circuit that senses if sum is greater than 9 or carry = 1.

\* A single digit BCD adder using 7483:  
The output of combinational ckt (Y) should be 1 if the sum produced by adder 1 is greater than 9 i.e. 1001. The truth table is as follows.

	Inputs				Output
Sum bits of → adder 1	S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Y
	0	0	0	0	0
	0	0	0	1	0
	0	0	1	0	0
	0	0	1	1	0
	0	1	0	0	0
	0	1	0	1	0
	0	1	1	0	0
..	0	1	1	1	0
"	1	0	0	0	0
"	1	0	0	1	0
"	1	0	1	0	1
"	1	0	1	1	1
"	1	1	0	0	1
"	1	1	0	1	1
	1	1	1	0	1
	1	1	1	1	1

### K-map :


The K-map for  $y$  output of the combinational circuit is shown in fig.

		S <sub>1</sub> S <sub>0</sub>			
		00	01	11	10
S <sub>3</sub> S <sub>2</sub>	00	0	0	0	0
	01	0	0	0	0
.	11	1	1	1	1
S <sub>3</sub> S <sub>2</sub>	10	0	0	1	1
					S <sub>3</sub> S <sub>1</sub>

∴ Simplified Boolean exp<sup>z</sup> is,

$$Y = S_3S_2 + S_3S_1$$

### Block diagram :



The BCD adder is shown in fig. The o/p of the combinational CKT should be 1 if cout of adder-1 is high. Therefore  $y'$  is ORed with cout of adder 1. The o/p of the combinational CKT is connected to ground permanently. This make  $B_3B_2B_1B_0 = 0110$  if  $y' = 1$ . The sum o/p of adder-1 are applied to  $A_3A_2A_1A_0$  of adder-2. The o/p of the combinational CKT is to be used as final o/p carry & the carry o/p of adder-2 is to be ignored.

### \* Operation :

Case 1 : sum  $\leq g$  and carry = 0

The o/p of the combinational CKT  $y' = 0$ . Hence  $B_3B_2B_1B_0 = 0000$  for adder-2. Hence the o/p of adder-2 is same as that of adder-1.

Case 2 : sum  $> g$  and carry = 0

If  $s_3s_2s_1s_0$  of adder-1 is greater than  $g$ , then o/p  $y'$  of combinational CKT becomes 1.  $\therefore B_3B_2B_1B_0 = 0110$  (of adder-2). Hence since (0110) will be add to the sum o/p of adder-1. We get the corrected BCD result at the o/p of adder-2.

### Case 3 :

Sum  $\leq g$  but carry = 1

As carry o/p of adder-1 is high  $y' = 1$ .

$\therefore B_3B_2B_1B_0 = 0110$  (of adder-2).

$\therefore 0110$  will be added to the sum o/p of adder-1.

We get the corrected BCD result at the o/p of adder-2.