

Florent BOURGHELLE

1st master Electrical Engineering s112528

Marine Cauz

1st master Electrical Engineering s111246

Grégory DI CARLO

1st master Electrical Engineering ${
m s}102543$

Hubert Woszczyk

1st master Electrical Engineering ${
m s}104163$

Texte

Lab 1 Report

 ${\tt ELEN0037}$ - Microelectronics and IC design

22/03/2015

1 Theoretical considerations

1.1 Available resources

The chip on-board of the de0-nano is the EP4CE22F19C6N. It is composed of 22,320 logic elements, 594kbits of embedded memory and has 112 available GPIO.

The de0-nano development board provides access to 72 I/O pins, 5V and 3.3V power pins. Additionally to the embedded memory, there are 32mB of SDRAM and 2kB of I2C EEPROM available.

2 Displaying a red rectangle onscreen

2.1 Code

The program is a bare-bone vga controller that displays a red rectangle in the middle of a screen. The circuit is modelled as an entity vga that generates vertical and horizontal synchronization signals and the green, blue and red color signals. A 50MHz oscillator drives this entity, as the sole input.

The synchronization signals are active low and signal the end of lines and frames. The red, green and blue signals define the color of the pixel that is currently being sent over the port.

3 Creation, simulation and programming of a project

3.1 Simulation

The results are exactly what was expected. The vertical synchronization occurs much less frequently(once per frame) than the horizontal one(once per line).

Figure 1 shows that relationship between lines and frames. The vertical synchronization signal is on top, the horizontal synchronization signal is in the middle and the red signal is at the bottom. A zoom on the signals is shown on fig. 2.

On both figures, the red rectangle is clearly present, as a series of pulses that occur exactly between two horizontal synchronizations. The series itself occurs between 2 vertical synchronizations.

3.2 Warnings

• 10873 Using initial value X (don't care) for net "signal": this warning tells us we didn't specify a default value for some of the output pins.




Figure 1: RTL Simulation - The vertical synchronization is clearly less frequent than the horizontal one, as it should. The red rectangle is also visible, as the signal on the bottom.




Figure 2: RTL Simulation - Zoom on 3 lines, with their delimiting horizontal synchronization signals clearly shown. The red rectangle is once more easily identified as the signal on the bottom.

• 13024 Output pins are stuck at VCC or GND: some output pins do not change their value throughout the program. Quartus implies this output is potentially useless.

3.3 RTL Netlist viewer

The active (Red, green, blue, hsync, vsync) output ports of the vga entity get a register. In addition, each of the signals defined as part of the architecture gets a register too.

When locating the line that spawned a register, Quartus shows the line that declares the signal or output port. So, for example, the register *blue_signal* corresponds to the following line

29 **signal** blue_signal : std_logic;

3.4 Pin planner

The connector is connected to the GPIO-1 header, but we still have to specify where the signals have to be outputted from the FPGA. That is done in table 1.

Table 1: Pin attribution of output signals

Signal	GPIO	FPGA pin
Red	GPIO_11	PIN_T15
Green	GPIO_13	PIN_T13
Blue	GPIO_15	PIN_T12
h_{syn}	GPIO_17	PIN_T11
v_{sync}	GPIO_19	PIN_R11
Ground	GPIO_1	-
Clock	-	PIN_R8

The clock is assigned to pin R_8 because the devboard includes a 50MHz oscillator directly connected to this pin.

3.5 Timings

These report help us build circuits that behave coherently at given frequencies. Some reports tell us how much slack each signal gets given the propagation delays in fast or slow silicon. Based on these slacks, TimeQuest gives some frequency range in which our circuit could operate.

There are 3 models:

- Slow 1200mV 0C models the timing of the signals in a slow silicon at 0C.
- Slow 1200mV 85C models the timing of the signals in a slow silicon at 85C, which is considered to be the higher end of operating temperature.

• Fast 1200mV 0C models the timing of the signals in a fast silicon at 0C. That can be considered as the best case.

When setting the max delay on the clock transition to 17ns the timing analysis fails, because several signals can't get updated before the next clock transition.

First, $Slow\ 1200mV\ 85C\ Model$ requires a maximum frequency of 45.9MHz but after our modifications we work with a 50MHz frequency. The setup slack is negative for 3 signals. The first signal is between $GPIO_1_D[1]\ reg0$ and $GPIO_1_D[1]$. The second one is between $GPIO_1_D[7]\ reg0$ and $GPIO_1_D[7]\ reg0$ and $GPIO_1_D[9]$ and the last one between $GPIO_1_D[9]\ reg0$ and $GPIO_1_D[9]$. These 3 negative slacks come from the fact that the data is stable during a time lower than the required setup time before a rising edge of the clock. Indeed, we impose a maximal output delay of 17ns with a period of rising edges every 20 ns.

Then, the second model is $Slow\ 1200mV\ 0C\ Model$. For this model the maximum frequency is 47MHz and so when we work at 50MHz we have also a problem because the output is not updated before the next period of clock. Again, the setup time is to blame and with the sames 3 signals.

The last model, the Fast 1200mV 85C Model works with the constraints imposed. In this case the setup and hold slack are both positive.

3.6 Exercise

The following code allows us to display a color changing central square. We only had to add a counter, to count the elapsed time, and a new signal to represent the current color of the square.

vga_colors.vhd:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std logic arith.all;
use ieee.std_logic_unsigned.all;
entity vga_colors is
Port (
        CLOCK 50
                                  : in std logic;
        GPIO_1_D
                                  : out std_logic_vector(33 downto 0)
        );
end entity vga_colors;
architecture vga_arch_colors of vga_colors is
                                                  -- Sync signal
                                           : std logic;
        signal h sync
                                          : std_logic;
        signal v sync

    Video Enables

        signal video en
                                  : std_logic;
        signal horizontal_en
                                  : std_logic;
```

```
signal vertical_en
                                : std_logic;
        -- Color signal
        signal red signal
                                          : std_logic;
        signal green_signal
                               : std_logic;
        signal blue signal
                                 : std_logic;
        - Sync Counters
        signal h_cnt : std_logic_vector(10 downto 0) := (others => '0');
        signal v_cnt : std_logic_vector(10 downto 0) := (others => '0');
        -- Sync Colors :
        signal color : std_logic_vector(2 downto 0) := "000";
begin
vga_gen : process
variable time_cnt : integer := 50000000;
begin
wait until ( (CLOCK_50' event) and (CLOCK_50 = '1') );
time\_cnt := time\_cnt - 1;
if(time\_cnt = 0) then
        color \ll color + "001";
        time_cnt := 50000000;
end if;
-- Generate Screen
if (v_cnt \ge 0) and (v_cnt < 799) then
        red_signal <= '0';
        green_signal <= '0';
        blue signal \ll 0;
        if ( ((v cnt >= 200) and (v cnt <= 400))
                and ((h_cnt >= 300)) and (h_cnt <= 500)) then
                case color is
                when "000" \Rightarrow
                         red_signal <= '0';
                         green signal <= '0';
                         blue_signal <= '0';
                when "001" =>
                         red_signal <= '1';</pre>
                         green_signal <= '0';
                         blue_signal <= '0';
                when "010" =>
                         red_signal <= '0';
                         green_signal <= '1';
                         blue signal <= '0';
```

```
when "011" =>
                           red_signal <= '0';</pre>
                           green_signal <= '0';</pre>
                           blue_signal <= '1';
                  when "100" =>
                           red signal <= '1';
                           green_signal <= '1';
                           blue_signal <= '0';
                  when "101" =>
                           red signal <= '0';
                           green_signal <= '1';
                           blue_signal <= '1';
                  when "110" \Rightarrow
                           red\_signal \ll '1';
                           green_signal <= '0';
                           blue_signal <= '1';
                  when "111" =>
                           red_signal <= '1';</pre>
                           green_signal <= '1';</pre>
                           blue signal <= '1';
                  end case;
         end if;
end if;
- Generate Horizontal Sync
if(h_cnt \le 975) and (h_cnt \ge 855) then
         h \text{ sync} \ll 0;
else
         h_{sync} \ll '1';
end if;
- Reset Horizontal Counter
if(h_cnt = 1039) then
         h_{cnt} \ll "00000000000";
else
         h_{cnt} \leq h_{cnt} + 1;
end if;
- Reset Vertical Counter
if (v_{cnt} >= 665) and (h_{cnt} >= 1039) then
         v_{cnt} \ll "000000000000";
elsif (h_cnt = 1039) then
         v_{cnt} \ll v_{cnt} + 1;
end if;
```

```
-- Generate Vertival Sync
if (v_cnt \le 642) and (v_cnt \ge 636) then
         v \text{ sync} \ll 0;
else
         v_sync <= '1';
end if:
- Generate Horizontal Enebale
if(h cnt \ll 799) then
         horizontal en <= '1';
else
         horizontal en <= '0';
end if;
- Generate Vertical Enable
if (v \text{ cnt} \ll 599) then
         vertical_en <= '1';
else
         vertical en <= '0';
\quad \textbf{end} \quad \textbf{if} \ ;
video_en <= horizontal_en and vertical_en;</pre>
-- Assign physical signal to vga
GPIO 1 D (1) <= red signal and video en;
GPIO_1_D (3) <= green_signal and video_en;
GPIO_1_D (5) <= blue_signal and video_en;
GPIO_1_D (7) \le h_sync;
GPIO_1_D (9) \le v_{sync};
end process vga_gen;
end architecture vga_arch_colors;
```

4 Project debug

4.1 Code analysis

We were asked to analyse the code of the Gsensor project. Figure 3 presents the different entities used in this project. We figured out that the code controls 8 LED's on the DE0-nano board according to the orientation of the accelerometer's x-axis.

The project contains the following entities:

• gsensor: This is the main entity that gathers and links all the sub-entities and all the internal signals.




Figure 3: Diagram of the different entities - Gsensor project

- reset_delay: Allows the reset of all the signals when the KEY0 button is pushed or at the end of a 20 bits counter.
- spipll: The goal of this entity is to generate a new clock signal (slower than the 50MHz) which will be used by spi_ee_config to communicate with the accelerometer.
- spi_ee_config : The entity responsible for the communication with the accelerometer. Data are exchanged using the SPI(with 3 wires) protocol. The information about the acceleration of the x-axis (coming from the captor) is stored in signals $oDATA_L$ (low bytes) and $oDATA_H$ (high bytes). Then the measure is sent to the led_driver entity.
- led_driver: Its job is to interpret the data coming from spi_ee_config in order to drive the 8 LED's through its output vector of 8 bits.

5 Final exercise

In order to realize this exercise, we reused the code of the *Gsensor* project explained previously. We first replaced the entity led_driver by our entity vga. So, we had to create the mapping between the signals of vga and the signals coming from the other entities (see file gsensor.vhd below). We also had to modify the file spi_ee_config so that the fpga can retrieve the data about the acceleration of the y-axis from the accelerometer. The last thing left to do is to modify the vga.vhd file in such a way that the position of the square is determined by the orientation of the DEO-nano board. So, the entity vga has to take into account the data coming from the accelerometer to position the coloured square at the right place on the screen.

Here is the code of the 3 modified entities:

gsensor.vhd:

⁻⁻ qsensor.vhd

⁻⁻ sindredit@gmail.com 16 Feb 2012

[—] Top level design

```
-- Library importation
LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
-- Entity declaration
entity gsensor is
    -- Port -
    -- Comes from other files or from the card
    port (
                         : IN std_logic;
        CLOCK 50
                         : IN std_logic_vector(1 DOWNIO 0);
        KEY
        G_SENSOR_INT
                         : IN std_logic; — G_Sensor Interrupt PIN_M2
        I2C SDAT
                         : INOUT std_logic; — EEPROM data PIN_F1
                         : OUT std_logic; -- EEPROM clock PIN_F2
        I2C SCLK
                         : OUT std_logic; — G_Sensor chip select PIN_G5
        G_SENSOR_CS_N
                         : out std_logic;
        out_red
        out_green
                         : out std_logic;
        out blue
                        : out std_logic;
        out_h_sync
                        : out std_logic;
        out_v_sync
                        : out std_logic
        );
end entity;
— Architecture —
-- This file only
architecture synth of gsensor is
      REG/WIRE\ declarations
   SIGNAL dly_rst
                                       std_logic;
   SIGNAL spi_clk
                                       std_logic;
   SIGNAL spi_clk_out
                                       std logic;
   SIGNAL data x
                                       std_logic_vector(15 DOWNIO 0);
                                       std_logic_vector(15 DOWNIO 0);
   SIGNAL data y
   {\bf SIGNAL} \ {\bf G\_SENSOR\_CS\_N\_xhdl2}
                                       std_logic;
   SIGNAL 12C_SCLK_xhdl3
                                       std_logic;
                                    :
BEGIN
   --LED <= LED\_xhdl1;
   G SENSOR CS N \le G SENSOR CS N xhdl2;
```

```
I2C\_SCLK \le I2C\_SCLK\_xhdl3;
   -- u_reset_delay
   u_reset_delay : entity work.reset_delay
      PORT MAP (
           iRSTN \implies KEY(0),
           iCLK \implies CLOCK\_50,
           oRST \Rightarrow dly_rst;
   -- u_s piipll
   u_spipll : entity work.spipll
      PORT MAP (
           areset => dly rst,
           inclk0 \implies CLOCK\_50,
           c0 \Rightarrow spi_clk,
           c1 \Rightarrow spi\_clk\_out);
   -- u\_spi\_ee\_config
   u_spi_ee_config : entity work.spi_ee_config
       PORT MAP (
           iRSTN => NOT dly_rst,
           iSPI_CLK => spi_clk,
           iSPI_CLK_OUT => spi_clk_out,
           iG_{INT2} \Rightarrow G_{SENSOR_{INT}}
           oDATA XL \Rightarrow data x(7 DOWNIO 0),
          oDATA\_XH \Rightarrow data\_x(15 DOWNIO 8),
                             oDATA_YL \Rightarrow data_y(7 DOWNIO 0),
          oDATA_YH \Rightarrow data_y(15 DOWNIO 8),
           SPI\_SDIO \Rightarrow I2C\_SDAT,
           oSPI\_CSN \Rightarrow G\_SENSOR\_CS\_N\_xhdl2,
           oSPI CLK \Rightarrow I2C SCLK xhdl3);
         --vga entity
    u_vga : entity work.vga
         PORT MAP (
              CLOCK 50=> CLOCK 50,
              data x
                             \Rightarrow data_x(9 DOWNIO 0),
                             \Rightarrow data_y(9 DOWNIO 0),
              data_y
              out red
                             \Rightarrow out red,
              out blue
                             => out_blue,
              out_green
                            => out_green,
              out_h_sync => out_h_sync,
              out_v_sync \Rightarrow out_v_sync);
end synth;
```

spi_ee_config.vhd:

```
-- spi\_ee\_config.vhd
- Path: gsensor.vhd \rightarrow spi\_ee\_config.vhd
-- sindredit@qmail.com 16 Feb 2012
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity spi_ee_config is
  generic (
    IDLE MSB
                     integer := 14;
                     integer := 15;
    SI_DataL
    SO_DataL
                     integer := 7;
    WRITE MODE
                     std\_logic\_vector(1 \ downto \ 0) := "00";
                     std logic vector(1 downto 0) := "10";
    READ MODE
                     std\_logic\_vector(3 downto 0) := "1011";
    inI NUMBER
    IDLE
                     std\_logic := '0';
    TRANSFER
                     std\_logic := '1';
                     std\_logic\_vector(5 downto 0) := "101100";
    BW RATE
                       std logic vector (5 \text{ downto } 0) := "101101";
    POWER CONTROL:
                     std\_logic\_vector(5 \ downto \ 0) := "110001";
    DATA FORMAT
    inT ENABLE
                     std logic vector (5 \text{ downto } 0) := "101110";
    inT MAP
                     std logic vector (5 \text{ downto } 0) := "1011111"
    THRESH ACT
                     std\_logic\_vector(5 \ downto \ 0) := "100100"
                      std\_logic\_vector(5 \ downto \ 0) := "100101";
    THRESH_inACT:
                     std logic vector (5 \text{ downto } 0) := "100110";
    TIME inACT
                       std\_logic\_vector(5 \ downto \ 0) := "100111";
    ACT in ACT CTL:
                   std\_logic\_vector(5 \ downto \ 0) := "101000";
    THRESH FF:
    TIME FF
                     std logic vector (5 \text{ downto } 0) := "101001";
    inT SOURCE
                     std\_logic\_vector(5 \ downto \ 0) := "110000"
    X LB
                     std\_logic\_vector(5 \ downto \ 0) := "110010";
    X HB
                     std\_logic\_vector(5 downto 0) := "110011"
    Y_LB
                     std\_logic\_vector(5 \ downto \ 0) := "110100"
    Y HB
                     std logic vector (5 \text{ downto } 0) := "110101"
    Z_LB
                     std\_logic\_vector(5 \ downto \ 0) := "110110"
    Z HB
                     std logic vector (5 \text{ downto } 0) := "110111");
  port (
    iRSTN
                  : in std_logic;
                  : in std_logic;
    iSPI CLK
    iSPI_CLK_out : in std_logic;
    iG_inT2
                 : in std_logic;
```

```
oDATA XL
                 : out std_logic_vector(SO_DataL downto 0);
    oDATA_XH
                 : out std_logic_vector(SO_DataL downto 0);
                 : out std logic vector(SO DataL downto 0);
    oDATA YL
    oDATA YH
                 : out std_logic_vector(SO_DataL downto 0);
    SPI SDIO
                 : inout std_logic;
    oSPI CSN
                 : out std logic;
    oSPI CLK
                 : out std_logic);
end spi_ee_config;
architecture translated OF spi_ee_config is
  component spi_controller
  generic (
    X LB
                                 std logic vector (5 \text{ downto } 0) := "110010";
    Z HB
                                 std\_logic\_vector(5 \ downto \ 0) := "110111";
    Y LB
                                 std\_logic\_vector(5 \ downto \ 0) := "110100";
    READ MODE
                                 std logic vector(1 downto 0) := "10";
    Z LB
                                 std\_logic\_vector(5 downto 0) := "110110";
    SI_DataL
                                 integer := 15;
                                 std\_logic\_vector(5 \ downto \ 0) := "100100";
    THRESH ACT
                                 std logic vector (5 \text{ downto } 0) := "100101";
    THRESH in ACT
    POWER CONTROL
                                 std\_logic\_vector(5 downto 0) := "101101";
                              :
    SO DataL
                                 integer := 7;
    inT_ENABLE
                                 std\_logic\_vector(5 downto 0) := "101110";
    THRESH FF
                                 std\_logic\_vector(5 downto 0) := "101000";
    -- SPI State
    TIME FF
                                 std\_logic\_vector(5 \ downto \ 0) := "101001";
                                 std\_logic\_vector(5 \ downto \ 0) := "100110";
    TIME inACT
    TRANSFER
                                 std logic := '1';
    ACT_inACT_CTL
                                 std\_logic\_vector(5 \ downto \ 0) := "100111";
    DATA_FORMAT
                                 std\_logic\_vector(5 downto 0) := "110001";
    X HB
                                 std logic vector (5 \text{ downto } 0) := "110011";
    inT MAP
                                 std logic vector (5 \text{ downto } 0) := "1011111";
    Y HB
                                 std\_logic\_vector(5 \ downto \ 0) := "110101"
  );
  port (
    iRSTN
                                     std_logic;
                                in
    iSPI CLK
                               : in
                                     std logic;
    iSPI_CLK_out
                                     std_logic;
                               : in
    iP2S DATA
                                     std logic vector(SI DataL downto 0);
                               : in
    iSPI GO
                                     std logic;
                                in
    oSPI end
                                out std_logic;
    oS2P_DATA
                                out std_logic_vector(SO_DataL downto 0);
    SPI SDIO
                                inout std logic;
    oSPI CSN
                                out std_logic;
    oSPI_CLK
                               : out std_logic
  );
```

end component;

```
signal ini index
                             std logic vector (3 downto 0);
  signal write_data
                             std_logic_vector(SI_DataL - 2 downto 0);
                             std logic vector(SI DataL downto 0);
  signal p2s_data
  signal spi go:
                    std logic;
                             std logic;
  signal spi_end
                             std_logic_vector(SO_DataL downto 0);
  signal s2p_data
  signal low byte dataX
                             std logic vector(SO DataL downto 0);
                             std_logic_vector(SO_DataL downto 0);
  signal low_byte_dataY
  signal spi_state
                             std_logic;
  signal high_byte
                             std logic;
  signal read back
                             std logic;
                             std logic;
  signal clear_status
  signal read ready
                             std_logic;
  signal clear status d:
                             std logic vector (3 downto 0);
  signal high_byte_d
                             std_logic;
  signal read_back_d
                             std_logic;
  signal read_idle_count
                                     std logic vector(IDLE MSB downto 0);
  signal oDATA XL xhdl1 :
                             std logic vector (SO DataL downto 0);
  signal oDATA_XH_xhdl2 :
                             std_logic_vector(SO_DataL downto 0);
  signal oDATA_YL_xhdl1 :
                             std_logic_vector(SO_DataL downto 0);
  signal oDATA_YH_xhdl2 :
                             std_logic_vector(SO_DataL downto 0);
  signal oSPI CSN xhdl3:
                             std logic;
  signal oSPI CLK xhdl4 :
                             std logic;
 - Alternate bewteen X and Y
                          : std_logic := '0';
  signal X
  signal Y
                                         '1':
                          : std\_logic :=
  signal direction
                         : std\_logic := '0';
begin
 oDATA XL \le oDATA XL xhdl1;
 oDATA\_XH \le oDATA\_XH\_xhdl2;
 oDATA YL \le oDATA YL xhdl1;
 oDATA YH <= oDATA YH xhdl2;
 oSPI\_CSN \le oSPI\_CSN\_xhdl3;
 oSPI CLK <= oSPI CLK xhdl4;
  u_spi_controller : spi_controller
    port map (
      iRSTN \implies iRSTN,
      iSPI CLK \Rightarrow iSPI CLK
      iSPI_CLK_out => iSPI_CLK_out,
      iP2S DATA \Rightarrow p2s data
      iSPI\_GO \Rightarrow spi\_go,
      oSPI_end => spi_end,
      oS2P DATA \implies s2p data
```

```
SPI SDIO \Rightarrow SPI SDIO
    oSPI\_CSN \Rightarrow oSPI\_CSN\_xhdl3,
    oSPI CLK => oSPI CLK xhdl4
  );
process (ini_index)
begin
   case ini index is
      when "0000" =>
                write_data <= THRESH_ACT & "00100000";
      when "0001" =>
                write_data <= THRESH_inACT & "00000011";</pre>
      when "0010" =>
                write data <= TIME inACT & "00000001";
      when "0011" =>
                write data <= ACT inACT CTL & "011111111";
      when "0100" =>
                write_data <= THRESH_FF & "00001001";</pre>
      when "0101" =>
                write data <= TIME FF & "01000110";
      when "0110" =>
                write_data <= BW_RATE & "00001001";
      when "0111" =>
                write data <= inT ENABLE & "00010000";
      when "1000" =>
                write_data <= inT_MAP & "00010000";
      when "1001" =>
                write_data <= DATA_FORMAT & "01000000";
      when OTHERS =>
                write data <= POWER CONTROL & "00001000";
   end case;
end process;
process (iRSTN, iSPI_CLK)
begin
  if (iRSTN = '0') then
    ini index \leq "0000";
    spi_go \ll '0';
    spi state <= IDLE;
    read_idle_count <= (OTHERS => '0');
    high_byte <= '0';
    read_back <= '0';</pre>
    clear_status <= '0';
  elsif rising edge (iSPI CLK) then
```

```
if (ini_index < inI_NUMBER) then</pre>
  case spi_state is
    when IDLE \Rightarrow
      p2s_data <= WRITE_MODE & write_data;
      spi_go <= '1';
      spi state <= TRANSFER;
                              when TRANSFER =>
      if (spi\_end = '1') then
        ini_index <= ini_index + "0001";
        spi\_go \ll '0';
        spi_state <= IDLE;
      end if:
    when OTHERS \Rightarrow
      NULL;
  end case;
else
  case spi_state is
    when IDLE \Rightarrow
      read_idle_count <= read_idle_count + "00000000000001";
      if (high\_byte = '1') then
           if(direction = X) then
               p2s_{data}(15 \text{ downto } 8) \le READ_{MODE \& X_{HB}};
           else
               p2s data(15 downto 8) \le READ MODE \& Y HB;
           end if:
           read_back <= '1';</pre>
      else
           if (read_ready = '1') then
               if(direction = X) then
                   p2s_data(15 downto 8) <= READ_MODE & X LB;
               else
                   p2s_data(15 downto 8) <= READ_MODE & Y_LB;
               end if;
               read_back <= '1';
           else
               if (((NOT clear_status_d(3) AND iG_inT2)
                    OR read_idle_count(IDLE_MSB)) = '1') then
                            p2s_data(15 downto 8) <= READ_MODE &
                                                        inT SOURCE;
                             clear_status <= '1';
               end if;
               end if;
```

```
end if;
if ((high_byte OR read_ready OR read_idle_count(IDLE_MSB)
        OR (NOT clear_status_d(3) AND iG_inT2)) = '1') then
        spi_go <= '1';
        spi state <= TRANSFER;
end if;
if (read\_back\_d = '1') then
    if (high\_byte\_d = '1') then
        if(direction = X) then
                     oDATA XH xhdl2 <= s2p data;
                     oDATA XL xhdl1 <= low byte dataX;
                 else
                     oDATA_YH_xhdl2 <= s2p_data;
                     oDATA_YL_xhdl1 <= low_byte_dataY;
        end if;
    direction <= not direction;
    else
        if(direction = X) then
            low\_byte\_dataX \le s2p\_data;
        _{
m else}
            low_byte_dataY <= s2p_data;
        end if;
    end if;
end if;
when TRANSFER =>
    if (spi\_end = '1') then
        spi_go <= '0';
        spi state <= IDLE;
        if (read_back = '1') then
            read back <= '0';
            high_byte <= NOT high_byte;
             read_ready <= '0';
        else
            clear_status <= '0';
            read_ready \le s2p_data(6);
            read_idle_count <= (OTHERS => '0');
        end if;
    end if;
when OTHERS \Rightarrow
    NULL;
```

```
end case;
      end if;
    end if:
  end process;
  process (iRSTN, iSPI CLK)
  begin
    if (iRSTN = '0') then
      high byte d \ll 0;
      read\_back\_d \ll '0';
      clear_status_d <= "0000";
    elsif rising edge (iSPI CLK) then
      high_byte_d <= high_byte;
      read_back_d <= read_back;</pre>
      clear_status_d <= clear_status_d(2 downto 0) & clear_status;
    end if;
  end process;
end translated;
vga.vhd:
library ieee;
use ieee.std_logic_1164.all;
--use \quad ieee.std\_logic\_arith.all;
use ieee.std logic unsigned.all;
use ieee.numeric_std.all;
entity vga is
        Port (
                 CLOCK_50
                                           : in std_logic;
                 data_x
                                  : in std_logic_vector(9 downto 0);
                                  : in std_logic_vector(9 downto 0);
                 data_y
                 out_red
                                  : out std_logic;
                 out_green
                                  : out std_logic;
                                           : out std_logic;
                 out_blue
                 out_h_sync
                                  : out std_logic;
                 out_v_sync
                                  : out std_logic
                 );
end entity vga;
architecture vga_arch of vga is
-- Sync signal
```

: std_logic;

```
signal v_sync
                                          : std_logic;
        -- Video Enables
        signal video en
                                 : std_logic;
        signal horizontal_en : std_logic;
        signal vertical en
                                 : std logic;
        -- Color signal
        signal red_signal
                                 : std_logic;
        signal green signal
                                 : std logic;
        signal blue_signal
                                 : std_logic;
        -- Sync Counters
        signal h_cnt : std_logic_vector(10 downto 0) := (others => '0');
                       : std logic vector (10 \text{ downto } 0) := (\text{others} \Rightarrow '0');
        signal v cnt
        - Signal positionning the square
        signal left_bound : std_logic_vector(9 downto 0);
        signal right_bound: std_logic_vector(9 downto 0);
        signal top_bound : std_logic_vector(9 downto 0);
        signal bottom_bound : std_logic_vector(9 downto 0);
        -- To represent acceleration of both directions
        signal sign_g_x
                           : std_logic;
        signal magn_g_x
                                : std_logic_vector(8 downto 0);
        signal sign_g_y
                                : std logic;
                             : std logic vector(8 downto 0);
        signal magn g y
begin
  bound_vertical: process (data_x)
  begin
        - Get the sign of the acceleration over x
        \operatorname{sign}_{g} = \operatorname{data}_{x}(9);
        - Get the magnitude of the acceleration over x
        if (sign_g_x = '0') then
                magn_g_x \ll (data_x(8 downto 0));
        else
                magn_g x \le (NOT(data_x(8 downto 0))) + "000000001";
        end if;
        - Compute the vertical position of the square
        if(sign_g_x = '0') then - si positif
          top bound <= std logic vector(to unsigned(
                200 - ((200*(to\_integer(unsigned(magn\_g\_x))))/256), 10));
        else
          top bound <= std logic vector(to unsigned(
```

signal h_sync

```
200+((200*(to\_integer(unsigned(magn\_g\_x))))/256),10));
      end if;
      bottom_bound <= top_bound + 200;
end process;
bound_horizontal : process (data_y)
begin
      - Get the sign of the acceleration over y
      \operatorname{sign}_{g} = \operatorname{data}_{y}(9);
      - Get the magnitude of the acceleration over y
      if (sign_g_y = '0') then
               magn_g y \ll (data_y(8 downto 0));
      else
               magn_g y \le (NOT(data_y(8 downto 0))) + "000000001";
      end if;
      - Compute the horizontal position of the square
      if(sign_g_y = '0') then - si positif
        left_bound <= std_logic_vector(to_unsigned())</pre>
               300 - ((300*(to\_integer(unsigned(magn\_g\_v))))/256),10));
      else
        left bound <= std logic vector(to unsigned(</pre>
               300+((300*(to\_integer(unsigned(magn\_g\_v))))/256),10));
      end if:
      right bound <= left bound + 200;
end process;
vga_gen : process
begin
      wait until ( (CLOCK_50'event) and (CLOCK_50 = '1') ) ;
      -- Generate Screen
      if(v_cnt >= 0) and (v_cnt <= 599) then
               red signal <= '0';
               green_signal <= '0';
               blue_signal <= '0';
               if((v cnt  >= top bound) and (v cnt  <= bottom bound))
```

```
and ((h_cnt >= left_bound) and (h_cnt <= right_bound)) )
            then
                 red_signal <= '1';</pre>
        end if;
end if;
        -- Generate Horizontal Sync
        if(h_cnt \le 975) and (h_cnt \ge 855) then
                 h \text{ sync} \ll 0;
        else
                 h_{sync} \ll '1';
        end if;
        -- Reset Horizontal Counter
        if(h_cnt = 1039) then
                 h_{cnt} \ll "00000000000";
        else
                 h_{cnt} \ll h_{cnt} + 1;
        end if;
        -- Reset Vertical Counter
        if (v_{cnt} >= 665) and (h_{cnt} >= 1039) then
                 v_{cnt} \ll "000000000000";
         elsif (h_cnt = 1039) then
                 v_{cnt} \ll v_{cnt} + 1;
        end if;
        -- Generate Vertival Sync
        if (v_{cnt} \le 642) and (v_{cnt} \ge 636) then
                 v_sync \ll 0;
        else
                 v_{sync} \ll '1';
        end if;
        -- Generate Horizontal Enable
        if(h_cnt \ll 799) then
                 horizontal_en <= '1';
        else
                 horizontal_en <= '0';
        end if:
        -- Generate Vertical Enable
        if (v_cnt \ll 599) then
                 vertical_en <= '1';
        else
                 vertical en <= '0';
```