

Lecture-5


Chapter-3.3

Computer Architecture and Organization-
Jhon P. Hayes

Processor Basics


(Pipelining, Instruction Set Design)

Computer Program Execution




Block Diagram and Basic Operation

- Block Diagram



- Basic Operation



Instruction Set Design

- Fixed versus Variable-Length Instruction Formats
 - Fixed-length instruction format
 - use same number of bits to represent all instructions
 - leads to simpler (and faster) instruction decoding
 - facilitates fast and effective **prefetching** of instructions
 - Variable-length instruction format
 - use different numbers of bits for different instructions
 - can accommodate short and long instructions (requiring extra bits to represent data operands) without a waste of memory
 - **prefetching** and decoding of instructions is more difficult

- Example of fixed-length instruction formats used in the MIPS (Millions of Instruction Per Second) microprocessor




Figure 6.4. Two instruction formats used in the MIPS architecture.
[Lee 2000]

MIPS = Microprocessor without Interlocked Pipeline Stages

- Variable-length instruction formats used in the Intel 8080 architecture

One-Byte Format

opcode:	b_7	b_6	b_5	b_4	b_3	b_2	b_1	b_0
---------	-------	-------	-------	-------	-------	-------	-------	-------

Two-Byte Format

opcode:	b_7	b_6	b_5	b_4	b_3	b_2	b_1	b_0
data/address (d/a):	b_7	b_6	b_5	b_4	b_3	b_2	b_1	b_0

Three-Byte Format

opcode:	b_7	b_6	b_5	b_4	b_3	b_2	b_1	b_0
d/a low byte:	b_7	b_6	b_5	b_4	b_3	b_2	b_1	b_0
d/a high byte:	b_7	b_6	b_5	b_4	b_3	b_2	b_1	b_0

Figure 6.5. Instruction formats for the Intel 8080 architecture.
[Lee 2000]

Number of Data Operands

- Zero-operand instructions
 - data is accessed from the “stack” (a LIFO (last-in-first-out) queue)
- One-operand instructions
 - the accumulator (ACC) register is used as the default second data input and destination
- Two-operand instructions
 - one of the data inputs is the default destination
- Three-operand instructions

0-operand		1-operand		2-operand		3-operand	
PUSH	R _x	MOVE	ACC, R _x	MOVE	R _z , R _x	ADD	R _z , R _x , R _y
PUSH	R _y	ADD	R _y	ADD	R _z , R _y		
ADD		MOVE	R _z , ACC				
POP	R _z						

Figure 6.6. Examples of 0, 1, 2, and 3-operand instruction sequences for the operation $z \leftarrow x + y$ assuming all data are in registers.

Endian Mode

Big-endian and **little-endian** are terms that describe the order in which a sequence of bytes are stored in computer memory.

Example Instruction: Store 12345678H, ABCDE0H

Big Endian		Little Endian	
Address	Data	Address	Data
000000H	12H 34H 56H 78H	000000H	78H 56H 34H 12H
⋮		⋮	
ABCDE0H		ABCDE0H	
ABCDE1H		ABCDE1H	
ABCDE2H		ABCDE2H	
ABCDE3H		ABCDE3H	
⋮	⋮	⋮	⋮
FFFFFFH		FFFFFFH	

[Lee 2000]

Figure 6.7. An example of big and little endian addressing modes.

Addressing Modes

Location of Data

- register (or register-direct) addressing: $R1$
- register indirect addressing: $M[R1]$
- immediate addressing: data
- direct (or absolute) addressing: $M[\text{address}]$
- indirect addressing: $M[M[\text{address}]]$
- implicit addressing: default location
- relative & indexed addressing: $M[R1 + \text{address}]$
- pre-decrement, post-decrement, pre-increment, ...

Modern CPUs

- Employ a variety of speedup techniques
 - cache memories
 - special purpose instructions (e.g., test-and-set, MMX)
 - redundant hardware modules -> superscalar, VLIW, ...
 - support for parallel processing
 - [pipelining](#)

Modern CPUs

There are two advanced features of the commercial microprocessor:

- Reduced Instruction Set Computer (RISC) and
- Complex Instruction Set Computer (CISC)

There are many way in which basic design of CPU can be improved. Most recent CPUs contain the following extensions which improve their performance and ease of Programming.

- » Multipurpose register set for storing data and address
- » Additional data, instruction and address type
- » Register to indicate computation status
- » Program control stack

Pipeline

Modern CPUs have a variety of speedup techniques, including cache memories, and several forms of instruction level parallelism. Such parallelism may be present in the internal organization of DPU or in the overlapping of the operations carried out by the DPU and PCU. Overlapping of instruction fetching and execution is an example of instruction pipelining which is an important speedup feature of RISC processor.

Pipeline

Each instruction can be thought of as passing through two consecutive stages of processing: a fetch stage implemented mainly by PCU and an execution stage implemented mainly by DPU. Hence two instructions can be processed simultaneously in every CPU clock cycle, with one completing its fetch phase and other completing its execute phase. This Simultaneous process is called two stage instruction pipelines.

[Fig 3.8]

Instruction Pipelining




Fig 3.8: Overlapping instruction in a two stage instruction pipeline

Instruction Pipelining

The two principal number formats are **fixed-point** and **floating-point**. Fixed-point formats allow a limited range of values and have relatively simple hardware requirements.

Floating-point numbers, on the other hand, allow a much larger range of values but require either costly processing hardware or lengthy software implementations.