Computer Organisation and Architecture Laboratory

<u>Assignment - 6</u> <u>Design of a KGP-miniRISC Processor</u>

Lab Report

Group - 28
Members:
Rohit Kumar Prajapati (20CS30041)
Sai Sahan Talabattula (20CS30055)

Instruction Format used:

The following instruction formats have been used for different operations:

★ For general operations like Arithmetic, logic and shift operations:

Op Code	rs	rt	shamt	Func
6 bits	6 bits	6 bits	8 bits	6 bits

Since the total bit-size on which we are working is 32. So, the maximum amount of shift that can take place is 31 bits. Therefore, out of 8 bits of shamt, the higher 3 bits are redundant. The lower 5 bits will be used. Higher 3 bits are all set to zero.

★ For Immediate / load or store word:

Op Code	rs	rt	Constant or address
6 bits	6 bits	6 bits	14 bits

Since, the size of the address or constant is 14 bits. So, the allowed range of value of immediate is:

★ For Branching Operations:

Op Code	rs	address	Func
6 bits	6 bits	14 bits	6 bits

OPCODES and Func-Codes Used for different instructions:

The required codes are given in following table (Table 1):

Class	Instruction	Op Code	Func Code
Arithmetic	Add Comp Add Immediate Complement Immediate	000001 000001 111100 111101	000000 000001 - -
Logic	AND XOR	000010 000010	000000 000001
Shift	Shift Left Logical Shift Right Logical Shift Left Logical Variable Shift Right Logical Variable Shift Right Arithmetic Shift Right Arithmetic Variable	000011 000011 000011 000011 000011	000000 000001 000010 000011 000100 000101
Memory	Load Word Store Word	111110 111111	-
Branch	Unconditional Branch Branch register Branch on less than 0 Branch on flag zero Branch on flag not zero Branch and link Branch on Carry Branch on No Carry	000101 000100 000100 000100 000100 000110 000101	000000 000000 000001 000010 000011 000000
Complex	Diff	000111	000000

Table 1: OpCodes and Func Codes used for different instructions.

DataPath Designed by us:

The datapath designed by us for the required mini-RISC processor is shown in the following figure (Fig.1).

The control lines and the data lines are represented by the dotted and solid lines respectively.




Fig. 1: DATAPATH for the given ISA

TRUTH TABLE FOR CONTROLLER SIGNALS:

The truth table for the controller signals as a function of the opcode and the function code in the instruction format is shown in Table 2:

Instr	OpCode	Func Code	Branch	MemRead	Memt oReg	ALUOp	MemWrite	ALUSrc	RegWrite
add comp addi compi	000001 000001 111100 111101	000000 000001 - -	00 00 00 00	0 0 0	00 00 00 00	001 001 101 110	0 0 0	1 1 0 0	10 10 10 10
and xor	000010 000010	000000 000001	00 00	0	00 00	010 010	0	1	10 10
shll shrl shllv shrlv shra shrav	000011 000011 000011 000011 000011	000000 000001 000010 000011 000100 000101	00 00 00 00 00 00	0 0 0 0 0	00 00 00 00 00 00	011 011 011 011 011 011	0 0 0 0 0	1 1 1 1 1	10 10 10 10 10 10
lw sw	111110 111111	-	00 00	1 1	01 00	101 101	0 1	0	11 00
b br bltz bz bnz bl bcy bncy	000101 000100 000100 000100 000100 000110 000101 000101	000000 000000 000001 000010 000011 000000	10 01 01 01 01 11 10	0 0 0 0 0 0	00 00 00 00 00 10 00	000 000 000 000 000 000 000 000	0 0 0 0 0 0	1 1 1 1 1 1 1	00 00 00 00 00 01 00 00
diff	000111	000000	00	0	00	010	0	1	10

<u>Table 2:</u> Truth Table for Control Signals

^{*}ALUOp along with FuncCode allows ALU to decide which operation to perform

^{*}ALUSrc - Which operand to choose for ALU (immediate or from register)

^{*}WriteReg - Higher bit of WriteReg tells whether to write or not, and the lower bit of WriteReg indicates whether to write to (rs) or (rt). And if WriteReg == 01, then it is a special case which indicates to write to reg 31.

^{*}MemtoReg - What to write to the register, the ALU result, the memory read, or the value of program counter + 4.

^{*}Branch - Whether branch has been enabled or not. If 00 it has not been enabled. Else 01 corresponds to branches using opcode 4, 10 corresponds to branches using opcode 5 and 11 corresponds to branches using opcode 6.

ALU CONTROL:

The control is decided on the basis of following table entries:

ALUOp	Func_code	ALU_control_signal
000	xxxxxx	0111
001	000000	0000
001	000001	0001
010	000000	0010
010	000001	0011
011	000000	0100
011	000001	0101
011	000010	1100
011	000011	1101
011	000100	0110
011	000101	1110
101	xxxxxx	0000
110	xxxxxx	0001

Table 3: ALU control

And the architecture for ALU is shown in figure 2.

The design can be understood as follows:

The control signal is of 4 bits, out of which, MSB will be used to decide whether to choose input2 or shamt and the rest of the 3 bits to decide the operation as follows:

If (controlSignal[2:0])

- == 000, then add
- == 001, then compliment
- == 010, then and
- == 011, then xor
- == 100, then sll
- == 101, then srl
- == 110, then sra
- == 111, then diff




Fig.2: Architecture designed for ALU

Branching Mechanism:

operation	Func_code	Ctrl_signal	Alu_flag	PC_out
b	000000	10	xxx	L
br	000000	01	xxx	reg_rs
bltz	000001	01	x1x	L
bz	000010	01	1xx	L
bnz	000011	01	0xx	L
bl	000000	11	xxx	L
bcy	000001	10	xx1	L
bncy	000010	10	xx0	L
No branching	xxxxxx	00	xxx	(PC)+4

******	**************************************	******