



## **BANGALORE INSTITUTE OF TECHNOLOGY**

K.R. Road, V.V.Puram, Bengaluru-560 004

### **DEPARTMENT OF COMPUTER SCIENCE & ENGG**

#### **SYSTEM SOFTWARE AND COMPILER DESIGN**

#### **NOTES**

**SUBJECT CODE: 15CS63**

**By**

**Mrs. Hemavathi. P  
Assistant Professor  
Department of CSE**



**SYSTEM SOFTWARE AND COMPILER DESIGN**  
**[As per Choice Based Credit System (CBCS) scheme]**  
**(Effective from the academic year 2016 -2017)**

**SEMESTER – VI**

Subject Code	15CS63	IA Marks	20
Number of Lecture Hours/Week	4	Exam Marks	80
Total Number of Lecture Hours	50	Exam Hours	03

**CREDITS – 04**

**Course objectives:** This course will enable students to

- Define System Software such as Assemblers, Loaders, Linkers and Macroprocessors
- Familiarize with source file, object file and executable file structures and libraries
- Describe the front-end and back-end phases of compiler and their importance to students

<b>Module – 1</b>	<b>Teaching Hours</b>
Introduction to System Software, Machine Architecture of SIC and SIC/XE. <b>Assemblers:</b> Basic assembler functions, machine dependent assembler features, machine independent assembler features, assembler design options. <b>Macroprocessors:</b> Basic macro processor functions, <b>Text book 1: Chapter 1: 1.1,1.2,1.3.1,1.3.2, Chapter2 : 2.1-2.4,Chapter4: 4.1.1,4.1.2</b>	<b>10 Hours</b>
<b>Module – 2</b>	
<b>Loaders and Linkers:</b> Basic Loader Functions, Machine Dependent Loader Features, Machine Independent Loader Features, Loader Design Options, Implementation Examples. <b>Text book 1 : Chapter 3 ,3.1 -3.5</b>	<b>10 Hours</b>
<b>Module – 3</b>	
<b>Introduction:</b> Language Processors, The structure of a compiler, The evaluation of programming languages, The science of building compiler, Applications of compiler technology, Programming language basics <b>Lexical Analysis:</b> The role of lexical analyzer, Input buffering, Specifications of token, recognition of tokens, lexical analyzer generator, Finite automate. <b>Text book 2:Chapter 1 1.1-1.6 Chapter 3 3.1 – 3.6</b>	<b>10 Hours</b>
<b>Module – 4</b>	
Syntax Analysis: Introduction, Role Of Parsers, Context Free Grammars, Writing a grammar, Top Down Parsers, Bottom-Up Parsers, Operator-Precedence Parsing <b>Text book 2: Chapter 4 4.1 4.2 4.3 4.4 4.5 4.6 Text book 1 : 5.1.3</b>	<b>10 Hours</b>
<b>Module – 5</b>	
Syntax Directed Translation, Intermediate code generation, Code generation <b>Text book 2: Chapter 5.1, 5.2, 5.3, 6.1, 6.2, 8.1, 8.2</b>	<b>10 Hours</b>
<b>Course outcomes:</b> The students should be able to:	
<ul style="list-style-type: none"> <li>• Explain system software such as assemblers, loaders, linkers and macroprocessors</li> <li>• Design and develop lexical analyzers, parsers and code generators</li> <li>• Utilize lex and yacc tools for implementing different concepts of system software</li> </ul>	

**Question paper pattern:**

The question paper will have TEN questions.

There will be TWO questions from each module.

Each question will have questions covering all the topics under a module.

The students will have to answer FIVE full questions, selecting ONE full question from each module.

**Text Books:**

1. System Software by Leland. L. Beck, D Manjula, 3<sup>rd</sup> edition, 2012
2. Compilers-Principles, Techniques and Tools by Alfred V Aho, Monica S. Lam, Ravi Sethi, Jeffrey D. Ullman. Pearson, 2<sup>nd</sup> edition, 2007

**Reference Books:**

1. Systems programming – Srimanta Pal , Oxford university press, 2016
2. System programming and Compiler Design, K C Louden, Cengage Learning
3. System software and operating system by D. M. Dhamdhere TMG
4. Compiler Design, K Muneeswaran, Oxford University Press 2013.

**BANGALORE INSTITUTE OF TECHNOLOGY  
K R ROAD, V V PURAM, BENGALURE-04**

**DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING**

**COURSE OBJECTIVES AND OUTCOMES-2015-19**

**Course Title : System Software and Compiler Design                          Course Code : : 15CS63**

**No. of Lecture Hrs./Week : 04                          Exam Hours : 03**

**Total No. of Lecture Hrs. : 52                          Exam Marks : 80**

**Prerequisites**

1. Microprocessors and Microcontrollers(15CS44)
2. Automata Theory and Computability (15CS54)

**Course Learning Objectives**

This course will help students to achieve the following objectives:

1. To understand the concepts of System software, Application Software and different hypothetical machine architectures.
2. Familiarize with source file, symbol table creation (pass-1), object file creation (pass-2), loaders and linkers.
3. To know the fundamental concepts of translators.
4. To identify the methods and strategies for parsing techniques.
5. Devise and perform syntax-directed translation schemes for compiler.
6. Devise intermediate code generation schemes and analyze the optimized code generated after the synthesis phase.

**Course Outcomes**

At the end of the course students should be able to:

1. Apply the knowledge of System Software such as Assemblers, Loaders, Linkers and Macro processors to build an application.
2. Understand the basic principles of compiler in high level programming language.
3. Analyze and design the analysis phase using different techniques.
4. Build the system software by associating synthesis phase with analysis phase for better optimization and performance.

## **MODULE-1**

**TEXTBOOK:** System Software by Leland.L. Beck, D.Manjula, 3<sup>rd</sup> Edition, 2012

### **CHAPTER 1: Introduction to System Software and Machine Architecture**

- 1.1 Introduction
- 1.2 System Software and Machine Architecture
- 1.3 The Simplified Instructional Computer (SIC)
  - 1.3.1 SIC Machine Architecture
  - 1.3.2 SIC/XE Machine Architecture
  - 1.3.3 SIC Programming Examples

### **CHAPTER 2: Assemblers**

- 2.1 Basic Assembler Functions
  - 2.1.1 A Simple SIC Assembler
  - 2.1.2 Assembler Algorithm and Data Structures
- 2.2 Machine-Dependent Assembler Features
  - 2.2.1 Instruction Formats and Addressing Modes
  - 2.2.2 Program Relocation
- 2.3 Machine-Independent Assembler Features
  - 2.3.1 Literals
  - 2.3.2 Symbol-Defining Statements
  - 2.3.3 Expressions
  - 2.3.4 Program Blocks
  - 2.3.5 Control Sections and Program Linking
- 2.4 Assembler Design Options
  - 2.4.1 One-Pass Assemblers
  - 2.4.2 Multi-Pass Assemblers

### **CHAPTER 4: Macro Processors**

- 4.1 Basic Macro Processor Functions
  - 4.1.1 Macro Definition and Expansion
  - 4.1.2 A Simple Bootstrap Loader

## CHAPTER 1

# Introduction to System Software and Machine Architecture

1.1 Introduction

1.2 System Software and Machine Architecture

1.3 The Simplified Instructional Computer (SIC)

  1.3.1 SIC Machine Architecture

  1.3.2 SIC/XE Machine Architecture

  1.3.3 SIC Programming Examples

The term "software" refers to the set of electronic program instructions or data a computer processor reads in order to perform a task.

"Hardware" refers to the physical components that you can see and touch, such as the computer hard drive, mouse and keyboard.





Fig: Relationship b/w system software, App software and Hardware

Defn: "System software" is a set of programs that are dedicated to manage the computer itself, such as operating system, file management utility, Application software are a set of productivity programs or end-user programs to perform their specific tasks

# Difference between system software and Application software

## System software :

- 1. System software is a set of programs that are dedicated to manage the computer itself.  
(mem. mgmt, process mgmt, protection, security)
- 2. Is written in a low-level language i.e. assembly language
- 3. Starts running when the system is turned on and runs till the system is shut down
- 4. A system is unable to run without system software
- 5. System software is general purpose
- 6. E.g: operating system, assembler, compiler, loader or linker, text editor, debugger, macro processors,
- 7. not machine dependent  
(machine architecture)

## Application software

Application software is a set of computer programs designed to permit the user to perform a group of functions, tasks or activities.

Is written in a high-level language like C, C++, Java, .NET, VB etc

Runs as and when the user requests

Appln. software is even not required to run the system ∵ it is user specific

Appln. software is specific purpose software

E.g. web browser, word processing, spreadsheet, database, Adobe creative suite, Audio creator suite, games

not machine dependent

## 12. System software and machine architecture

### • Machine dependency of system software

→ System programs are intended to support the operation and use of the computer.

→ machine architecture differs in :

- machine code,
- instruction formats
- Addressing mode
- Registers

### • machine independency of system software

→ general design and logic is basically the same:

- code optimization
- subprogram linking

### 1.3. Simplified Instructional Computer

As we know different systems have different features and different features are difficult to study one by one. so to avoid this problem we study Simplified Instructional Computer.

SIC is a hypothetical computer system introduced in system software. Due to the fact that most modern microprocessors include complex functions for the purpose of efficiency, it is very difficult to learn systems programming using a real-world system. The SIC solves this problem by abstracting away these complex behaviours in favour of an architecture that is clear and accessible for those wanting to learn systems programming.

SIC comes in two versions

- standard model
- XP version (extra equipment or extra expensive)
- The two versions have been designed to be upward compatible.

### 1.3.1 SIC machine architecture

Every machine architecture includes

- a) memory
- b) Registers
- c) Data formats
- d) Instruction formats
- e) Addressing modes
- f) Instruction set
- g) Input and output

#### a) Memory

- memory consists of 8 bit bytes
- Any 3 consecutive bytes form a word (24 bits)
- All addresses on SIC are byte addresses
- Words are addressed by the location of their lowest numbered byte
- Total of 32,768 ( $2^{15}$ ) bytes in the computer memory  
; 15-line address bus

#### b) Registers

- Five registers, all of which have special uses
- Each register is 24 bits in length
- Table shows the mnemonic, number and uses of each register

Mnemonic	Number	Use
A Accumulator	0	Used for arithmetic operations
X Index Register	1	Used for addressing
L Linkage Register	2	JSUB - Jump to subroutine instruction store return address
PC Program Counter	8	Contains the address of the next instruction to be fetched for execution
SW status word	9	Contains variety of information including a condition code in COMP instruction

### i) Data formats

→ Integers are stored as 24-bit binary number.  
 $(0 - 2^{24} - 1 \Rightarrow 0 \text{ to } 16777215)$

→ Negative value are represented as 2's complement  
 Ex:  $-2^8$  is represented as (8 bit representation)

$$2^8 = 00011000$$

$$\begin{array}{r} \text{1's complement} \quad 11100111 \\ + \quad \quad \quad \quad | \\ \hline \quad \quad \quad \quad 11101000 \rightarrow 2^{32} \end{array}$$


→ characters are stored using their 8-bit ASCII codes  
 → There is no floating-point hardware on the standard

version of SIC

$$\begin{aligned} \text{Ex:- } 5 &= 0000\ 0000\ 0000\ 0000\ 0000\ 0101 \\ -5 &= 1111\ 1111\ 1111\ 1111\ 1111\ 0011 \\ A &= 0100\ 0001 \quad (65) \end{aligned}$$

#### d) Instruction formats

→ All machine instructions on the standard version of SIC are have 16-bit format



$x \rightarrow$  indicates indexed addressing mode


#### e) Addressing modes

→ Two addressing modes based on  $x$  bit

- Direct Addressing
- Indirect Addressing

mode	Indication	Target address (TA)
Direct	$x=0$	$TA = \text{address}$
Indirect	$x=1$	$TA = \text{address} + (x)$ parenthesis indicate the content of a register or memory location

→ Ex:- LDA TERR ; LDA = 00 (opcode)



Target address = 1000 ie contents of the address 1000 is loaded to accumulator

→ Indexed addressing mode

EI: STCH BUFFER, X ; opcode for STCH = 5H

BUFFER = 1000

$T_A = \text{address} + (\lambda)$

= 1000 + content of the index register X

i.e. the Accumulator content, the character is loaded to the effective address.

## ▷ Instruction Set

(i) load and store: LDA, LDX, STA, STX

(ii) Integer Arithmetic operations : ADD, SUB, MUL, DIV

(ii) Integer Arithmetic operations  
• Arithmetic operations involve register A and a word in memory with the result being left in

The register  
Ex: ADD WORD ; A  $\leftarrow$  A + WORD  
ie adds register A contents with WORD and  
result is stored in register A

(iii) Comparison operations : COMP

- compares the value in registers and sets a condition code (cc) accordingly

**E1:** comp WORD ; compares n's contents with  
WORD and sets cc at < = >




(iv) Conditional jump instructions : JLT, JEQ, JGT

- these instructions will test the setting of cc and jump accordingly

(v) subroutine linkage instructions : JSUB, RSUB

- JSUB - jumps to the subroutine by placing the return address in register L. (Fn. call)
- RSUB - returns by jumping to the address contained in register L (Fn. return to the caller)

Ex: void main()



## (g) Input and output

- Input and output is performed by transferring 1 byte data at a time to or from the rightmost 8 bits of register A.
- Each device is assigned a unique 8-bit code
- There are three I/O instructions which specify the device code as an operand

(i) TD (Test Device) : checks whether the addressed device is ready to send or receive a byte of data, CC (condition code in SW register) is set according ( $< =$ )

- $<$  → device is ready to send/receive
- $=$  → device is not ready.

- A program has to wait until the device is ready, then execute a Read Data (RD) and write data (WD) instructions.
- This sequence should be continued for each byte of data. (I/O).

→ RD : Transfers a byte of data from I/P device, into rightmost byte of register A (RD INDEV STA DATA)

→ WD : Byte of data is loaded into rightmost byte of reg. A and then written to output device (LDA DATA 4 WD OUTDEV)

E1: ⇒ SIC instructions for data movement operations  
(no memory - memory move instructions)

LDA	FIVE	; Load constant 5 into register A
STA	ALPHA	; store in Alpha
LDCH	CHAR2	; load character '2' into reg. A
STCM	C1	; store in character variable C1
ALPHA	RESW	1 ; one-word variable
FIVE	WORD	5 ; one-word constant
CHAR2	BYTE	C '2' ; one-byte constant
C1	RESB	1 ; one-byte variable

↓ same can be written as

LDX FIVE  
STX ALPHA

A - Accumulator  
X - indexed register  
L - linkage register

Or

LDL FIVE  
STL ALPHA

2) SIC instructions for arithmetic operations

$\text{Delta} = \text{BETA} = \text{ALPHA} + \text{INCR} - 1$

$\text{DELTA} = \text{GAMMA} + \text{INCR} - 1$

LDA	ALPHA	; loads Alpha into register A
ADD	INCR	; $A \leftarrow (A) + (\text{INCR})$
SUB	ONE	; $A \leftarrow (A) - 1$
STA	BETA	; $\text{BETA} \leftarrow (A)$
LDA	GAMMA	; $A \leftarrow (\text{GAMMA})$
ADD	INCR	; $A \leftarrow (A) + (\text{INCR})$
SUB	ONE	; $A \leftarrow (A) - 1$
STA	DELTA	; $\text{DELTA} \leftarrow (A)$
:	:	
ONG	WORD	
ALPHA	RESW	
BETA	RESW	
GAMMA	RESW	
DELTA	RESW	
INCR	RESW	

3) SIC instructions for looping and indirect operations  
 (program to copy n-byte character string to another string)

// LDX ZERO ; initialize index register

j=0;

for (i=0; s1[i]!='\0'; i++)

s2[j++] = s1[i];

s2[j] = '\0';

LD<sub>X</sub> ZERO ; initialize index register to 0  
 Loop LDCH STR1, X ; copy the first character of str1 to reg. A  
 (TA = (address)  $\rightarrow$  content of first byte of str1)  
 TIX STCH STR2, X ; store the first character into STR2  
~~comparable with 11~~  
 TIX ELEVEN ; Add 1 to index, compare to 11  
 $x = 0 + 1 = 1 ; 1 \leftrightarrow 11$  cc will be set as <  
 JLT LOOP ; repeats if index is < 11.  
 :  
 STR1 BYTE C 'HELLO<sup>space</sup>WORLD'  
 STR2 RESB 11  
 ZERO WORD 0  
 ELEVEN WORD 11

ii) Program to add 2 arrays of 100 words each and store it in another array. Each word is 3 bytes.  
 $100 \text{ words} = 3 \times 100 = 300 \text{ bytes}$   
 $Q = A + B ;$

ADDLOOP LD<sub>X</sub> INDEX ; initializing index value  $\geq 0$   
 LDA ALPHA, X ;  $A \leftarrow (\text{ALPHA})$   
 ADD BETA, X ;  $A \leftarrow (A) + (\text{BETA})$  at 0<sup>th</sup> byte (index value)  
 STA GAMMA, X ;  $Q \leftarrow (A)$  at 0<sup>th</sup> byte (index value)  
 LDA INDEX ;  $A \leftarrow 0$   
 ADD THREE ;  $A \leftarrow (A) + 3 = 3 \rightarrow m$   
 STA INDEX ;  $\text{INDEX} = 3$   
 COMP K300 ;  $A \leftrightarrow K300$  i.e.  $3 \leftrightarrow 300$  cc = <  
 JLT ADDLOOP ; repeat loop, now  $x = 3^{\text{rd}}$  byte  
 K300 WORD 300  
 INDEX RESW 1  
 ALPHA RESD 100  
 THREE WORD 3  
 BETA RESW 100  
 GAMMA RESD 100

5) To read one byte of data from input device and copies it to device OS

INLOOP	TD	INDEV	; gets input device
	JG	INLOOP	; cc := then loop until device ready
	RD	INDEV	; once ready, read a byte into reg.A
	STCH	DATA	; store it in data(memory)
	:		
OUTLOOP	TD	OUTDEV	; Test output device
	JG	OUTLOOP	; cc := then loop until device ready
	LDCH	DATA	; load data byte into reg.A
	WD	OUTDEV	; write one byte to output device
	:		
INDEV	BYTE	X 'F'	
OUTDEV	BYTE	X '05'	
DATA	RECB	1	

6) Subroutine call to read a 100-byte record from an input device into memory.

	TSUB	READ	; call Read subroutine where it stores the return address in linkage register
	:		
READ	LDX	ZERO	; X ← 0
RLOOP	TD	INDEV	; get input device
	JG	RLOOP	; cc :=, loop until device is ready
	RD	INDEV	; read one byte into reg.A
	STCH	RECORD,X	; store it into RECORD at 0 <sup>th</sup> address
	TI	K100	; X = (X)+1 & I ← 100 compare
	JT	RLOOP	; cc < then loop back
	RSUB		; Exit from subroutine; it returns to the address stored in linkage register
	:		

INDEX BYTE X 'F'

RECORD RECB 100

ZERO WORD 0

K100 WORD 100

1.3.2 : SIC/XE machine Architecture

→ SIC/XE : Simple Instructional computer with Extra Equipment

- a) memory
- b) Registers
- c) Data formats
- d) Instruction formats
- e) Addressing modes
- f) Instruction set
- g) Input and output

a) memory

→ memory consists of 8 bit bytes

→ 3 consecutive bytes form a word (24 bits)

→ All addresses are byte addresses

→ words are addressed by the location of their lowest numbered byte

→ Total of 1 MB ( $2^{20}$  bytes) in the memory. (20 bit address bus) which leads to change in instruction formats and addressing modes.

b) Registers

→ There are 9 registers


→ Each register is 32 bits in length except Floating Point reg

→ The registers are A, X, L, B, S, T, F, PC & SW

Mnemonic	Number	Uses
A Accumulator	0	Used for arithmetic operations
X Index Register	1	Used for addressing (Indirect)
L Linkage register	2	Used to store the return address for JSUB instruction
B Base register	3	Used for addressing
S General Register	4	General working register - no special use
T General Register	5	General working register - no special use
F Floating Point Accumulator	6	General working register Floating point accumulator (16 bits)
PC Program Counter	8	Contains the address of the next instruction to be fetched for execution
SW Status Word	9	Contains a variety of information including a condition code (cc)

c) Data formats:

- Integers are stored as 24-bit binary numbers
- negative values are represented as 2's complement  
(~~not~~ 1's complement +1)
- characters are stored using their 8-bit ASCII codes
- There is a 16-bit floating point data type



- The fraction is interpreted as a value between 0 and 1
- The assumed binary point is immediately before the higher order bit
- For normalized floating point numbers, the higher order bit of the fraction must be 1
- The exponent is interpreted as an unsigned binary number between 0 and 2047 ( $0 \dots (2^{11}-1)$ )
- If the exponent has value e, fraction f and the absolute value of number is represented is  
$$f \times 2^{(e-1023)}$$
- The sign of floating point number is indicated by s ( $s=0$  (+ve) and  $1$  (-ve))

Ex:-  $5 = 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0101$   
 $-5 = 1111\ 1111\ 1111\ 1111\ 1111\ 1011$

$$\text{Ans} = 0100\ 0001 \quad (65)$$

## Eg: 4.89 representation

As we know from computer organization it is represented as  $\pm m^E$

$\downarrow \rightarrow$  Base(2)  
Fraction (mantissa)

- 1) Represent 4 in binary form  $\rightarrow 100$
- 2) Convert 0.89 into binary form until it repeats or until we get 36 bits which represents the fraction part  
 $100.1110001110101110000101000111010111000010100$

3) normalization has to be done but not always  
 $\because$  they have specified that binary point is immediately before the higher order bit

i.e  $100.111000 \dots$   
 $0.\overbrace{100111000111101011100001010001111010}^{fraction} \times 2^3 \rightarrow$  Exponent

Note: for normalized floating point number it will be as  $1.00110001111 \dots \times 2^e$

$$\text{i.e. } \frac{1}{2} \times 2^{e+1024} = 0.100111 \dots \times 2^{3+1024}$$

$$= 0.100111 \dots \times 2^{1027}$$

		36 bit	
1	" bit		
0	10000000011   10011100011101011100001010001111010		
s	exponent	fraction	

$0.89 \times 2$	$\rightarrow 1$
$0.78 \times 2$	$\rightarrow 1$
$0.56 \times 2$	$\rightarrow 1$
$0.12 \times 2$	$\rightarrow 1$
$0.24 \times 2$	$\rightarrow 0$
$0.48 \times 2$	$\rightarrow 0$
$0.96 \times 2$	$\rightarrow 0$
$0.92 \times 2$	$\rightarrow 1$
$0.84 \times 2$	$\rightarrow 1$
$0.68 \times 2$	$\rightarrow 1$
$0.36 \times 2$	$\rightarrow 1$
$0.72 \times 2$	$\rightarrow 0$
$0.44 \times 2$	$\rightarrow 1$
$0.88 \times 2$	$\rightarrow 0$
$0.76 \times 2$	$\rightarrow 1$
$0.52 \times 2$	$\rightarrow 1$
$0.04 \times 2$	$\rightarrow 1$
$0.16 \times 2$	$\rightarrow 0$
$0.32 \times 2$	$\rightarrow 0$
$0.64 \times 2$	$\rightarrow 0$
$0.28 \times 2$	$\rightarrow 1$
$0.56 \times 2$	$\rightarrow 0$
$0.12 \times 2$	$\rightarrow 1$
$0.24 \times 2$	$\rightarrow 0$
$0.48 \times 2$	$\rightarrow 0$
$0.96 \times 2$	$\rightarrow 0$

$0111101011100001010$

$(1027)_2 \rightarrow 10000000011$

g) Represent  $\frac{1}{0.000489}$  in binary format

Given  $-0.000489$

$\downarrow$

$\Rightarrow$  Represent 0 as binary 0

$\rightarrow$  Represent 0.000489 as binary

$$= 0.00000000010000000011000000$$

$1111000000011111110.$   
fraction

$$= 0.10000\overbrace{0000011000000111}^{10}100000001$$

$1111110x^2$

$$\Rightarrow f \times 2^{e+1024} = 10000...x^2 \quad -10+1024$$

$$= \underbrace{10000...}_{\text{fraction}} x^2 \quad 1014 \rightarrow E \quad (1014)_{10} = 0111110110$$

$0.000489x_2$	$\rightarrow 0$
$0.001956x_2$	$\rightarrow 0$
$0.003912x_2$	$\rightarrow 0$
$0.007824x_2$	$\rightarrow 0$
$0.015648x_2$	$\rightarrow 0$
$0.031296x_2$	$\rightarrow 0$
$0.062592x_2$	$\rightarrow 0$
$0.125184x_2$	$\rightarrow 0$
$0.250368x_2$	$\rightarrow 0$
$0.500736x_2$	$\rightarrow 0$
$0.001472x_2$	$\rightarrow 01$
$0.002944x_2$	$\rightarrow 0$

	11	36
S	0111110110	10000000001100000011100000001111 Exponent fraction

d) Instruction formats :

$\rightarrow$  Since the memory used by SIC/XE may be  $2^{\text{20}}$  bytes,  
the instruction format of SIC is not enough.

$\rightarrow$  There are two possible options


(i) Either use some form of relative addressing

(ii) Extend the address field to 20 bits

$\rightarrow$  if  $c=0$ , then format 3

$\rightarrow$  if  $c=4$ , then format 4

1) Format 1 (1 byte)




Ex: RSUB  $\xrightarrow{hc}$  (return to subroutine)  
 $\Rightarrow$  it returns to the address stored in linkage register

0100	1100
------	------

h c  $\rightarrow$  object code

2) Format 2 (2 bytes)




Ex: COMPR A,S (Compare the contents of registers A & S)

opcode 9 compr = A0

1010	0000	0000	0100
A	0	0	H $\rightarrow$ obj. code

3) Format 3 (3 bytes)




Ex: LDA #3 (load 3 to A)

0000000	0100000	0000000000000000	12
opcode	n1	i2 b p e	0 0 0 3

01003  $\rightarrow$  object code

H) Format H (n bytes)



Ex: TJSUB RDREC (Jump to address 1036)

opcode JSUB-H8


010010	110001	0000000100000011010	20
opcode	n1	i2 b p e	addr

H B I O 1 0 3 6

object code is HB 101036

### ② Addressing modes

	MODE	INDICATION	TARGET ADDRESS CALCULATION
1.	Base Relative	$b=1, p=0$	$TA = (B) + \text{displacement}$ $(0 \leq \text{disp} \leq 1095)$
2.	Program Counter Relative	$b=0, p=1$	$TA = (P) + \text{displacement}$ $(-2048 \leq \text{disp} \leq 2047)$
3.	Direct Addressing	$b=0, p=0$ (for format 3) $b=0, p=0$ (for format 4)	$TA = \text{displacement}$ $TA = \text{Address field}$
4.	Base Relative Indexed addressing	$b=1, p=0$ $x=1$	$TA = (B) + (x) + \text{displacement}$
5.	Program Relative Indexed addressing	$b=0, p=1$ $x=1$	$TA = (P) + (x) + \text{displacement}$
6.	Immediate addressing	$i=1, n=0$	Target address itself used $TA = \text{operand value}$ (no memory reference)
7.	Indirect addressing	$i=0, n=1$	$TA = \text{displacement value}$
8.	Simple addressing	$i=0, n=0$ OR $i=1, n=1$	$TA = \text{location of operand}$

 Note:

Format 3 :

↳ in Base relative, disp is interpreted as 12-bit unsigned integer (1)

↳ in Pc relative, disp is interpreted as 10-bit signed integer & negative numbers if 2's complete (2)

## Special symbols indication

- 1) # : Immediate address
- 2) @ : Indirect address
- 3) + : Format h
- 4) \* : The current value of PC
- 5) c '' : character string
- 6) op m, x : x-denotes the index register
- 7) base : Base-register

## Instruction set :

- Note: Immediate addressing ( $i=1, n=0$ )  $\rightarrow$  Target address itself is used as the operand value (no memory reference is performed)
- $\rightarrow$  Indirect addressing ( $i=0, n=1$ )  $\rightarrow$  the word at the location given by the target address is fetched and the value contained in this word is then taken as the address of the operand value.
- $\rightarrow$  Indexing cannot be used with immediate or indirect addressing mode.
- \*  $\rightarrow$  we can't set both  $b=1$  &  $p=1$  which is invalid instruction set.

examples of SIECE instructions and addressing modes

$$\begin{aligned}
 (B) &= 006000 \\
 (PC) &= 003000 \\
 (X) &= 000090
 \end{aligned}$$

### Machine instructions

Hex	6	Binary	12/30	Value loaded into Reg.A	Mode																								
032600	0000 00	<table border="1"> <tr> <td>opcode</td> <td>r</td> <td>p</td> <td>x</td> <td>b</td> <td>p</td> <td>e</td> <td>disp/ address</td> </tr> <tr> <td>0000 00</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0110 0000 0000</td> </tr> <tr> <td>0000 00</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>0110 0000 0000</td> </tr> </table>	opcode	r	p	x	b	p	e	disp/ address	0000 00	1	0	1	0	1	0	0110 0000 0000	0000 00	1	0	1	0	1	0	0110 0000 0000	3600	103000	Program Counter Relative TA = (PC) + displacement = 003000 + 600 = 3600
opcode	r	p	x	b	p	e	disp/ address																						
0000 00	1	0	1	0	1	0	0110 0000 0000																						
0000 00	1	0	1	0	1	0	0110 0000 0000																						
03C300	0000 00	1 1 1 0 0 0 0 0000 0000	6390	00C303	Base relative Indirect TA = (BX)+(X)+disp = 006000 + 000090 + 300 = 6390																								
022030	0000 00	1 0 0 0 0 1 0 0000 0011 0000	3030	103000	Indirect + Program relative TA = (PC) + disp = 003000 + 030 = 3030																								
010030	0000 00	0 1 0 0 0 0 0 0000 0011 0000	.30	000030	Immediate addressing TA is used as operand value																								
003600	0000 00	0 0 0 0 0 1 1 0110 0000 0000	3600	103000	PC relative TA = (PC) + disp = 003000 + 600 = 3600																								
0310C303	0000 00	1 1 0 0 0 0 1 0000 1100 0011 0011	C303	003030	Simple addressing TA = location of operand																								

		$(B) = 006000$
		$(PC) = 003000$
3030	003600	$(X) = 000090$
	v v e .	
3600	103000	
	i e r c k t .	
6390	00C303	
	r e b t e z	
C303	003030	
	e o o e	

Fig: contents of registers  
 B, PC and X & memory  
 locations

## 1) Instruction set

- \* → Load and store instruction: LDA, LDX, STA, STX, LDB, STB
- \* → Integer and floating point arithmetic operations:  
ADD, SUB, MUL, DIV, ADDF, CUBF, MULF, DIVF
- \* → Register move instructions (RMD)  $\Rightarrow$  register to register  
operations such as ADDR, SUBR, MULR, DIVR
- \* → A special supervisor call (svc) instruction is provided.  
Executing this instruction generates an interrupt that can be used for communication with the operating system.
- Comparison instruction: COMP, COMPR, COMPF
- Conditional jump instruction: JLT, JEB, JGT
- Subroutine linkage instruction: JSUB, RSUB

## 2) Input and output

- Input and output is performed by transferring 1 byte of data at a time to or from the rightmost 8 bits of register A.

- Each device is assigned a unique 8-bit code
- Three I/O instructions which specify the device code as an operand

(i) TD (Test Device)  $\rightarrow$  Tests whether the addressed device is ready to send or receive a byte of data and sets the condition code (CC)

< : Device is ready to send/receive  
 = : Device is not ready

- Test continues until the device is ready.
  - Once ready, either RD (Read Data): <sup>Transfers data</sup> reads from input device or keyboard into rightmost byte of register A, and stored in buffer if required (RD INDEV & STA DATA).
  - WD (Write Data): a byte of data is loaded into the rightmost byte of register A and then written to the addressed device (LDA DATA & WD OUTDEV).
- \* → There are I/O channels that can be used to perform input and output while the CPU is executing other instructions. This allows overlap of computing and I/O, resulting in more efficient system operation.
- ↳ SIO  $\leftrightarrow$  Start I/O
  - ↳ TIO  $\leftrightarrow$  Test I/O
  - ↳ HIO  $\leftrightarrow$  Half I/O

# ~~Stack~~ SJIC/XE programs

15

## i) Data movement operations

```

LDA    #5      ; loads value 5 into register A
STA    ALPHA   ; store in alpha : A  $\leftarrow$  (A) + (ALPHA)
LDA    #90     ; load ascii code for 'z' into A
STCH   CI      ; store in character variable CI
:
ALPHA  RESCO  I      ; one-word variable
CI     RESB   I      ; one byte variable

```

## ii) Arithmetic operations ( $Beta = alpha + index - 1$ )

```

LDS    INCR   ; load value of index to S
LDA    ALPHA   ; load value of alpha to A
ADDR  S, A same direction ; A  $\leftarrow$  (A) + (S)
SUB    #1      ; A  $\leftarrow$  (A) - 1
STA    BETA   ; BETA  $\leftarrow$  (A)
:

```

## iii) Looping and indexed operations

$\text{GAMMA} = \text{ALPHA} + \text{BETA}$  where ALPHA and BETA  
are arrays of 100 words each.  
( $100 \times 3 = 300$  bytes)

```

LDS    #3      ; S = 3
LDT    #300    ; T = 300
LDX    #0      ; X = 0  $\rightarrow$  which specifies index value
ADDLOP LDA    ALPHA, X ; A  $\leftarrow$  (ALPHA) at the specified address of index register
ADD    BETA, X ; A  $\leftarrow$  (A) + (BETA)
STA    GAMMA, X ; GAMMA  $\leftarrow$  (A) at specified index value (to)
ADDR  S, X      ; X  $\leftarrow$  (X) + (S) = 0 + 3 = 3 (index register address is 3)
COMPR X, T      ; (X)  $\leftrightarrow$  (T) compared ie  $3 < 300$ , CCF  $\leftarrow$ 
JLT    ADDLOOP ; repeat loop till  $300 = 300$ 

```

ALPHA	RESW	100
BETA	RESW	100
GAMMA	RESW	100

5) To read one byte of data from input device F1 and copies it to device 05

INLOOP	TD	INDEV
	JEQ	INLOOP
	RD	INDEV
	STCH	DATA
	:	
OUTLOOP	TD	OUTDEV
	JEQ	OUTLOOP
	LDCH	DATA
	WD	OUTDEV
	:	
INDEV	BYTE	X 'F1'
OUTDEV	BYTE	X '05'
DATA	RESB	1

6) subroutine call to read 100-byte record from an input device into memory

JSUB	READ	
	:	
READ	LDX	#0
	LDT	#100
RLOOP	TD	INDEV
	JEQ	RLOOP
	RD	INDEV

```

STCH    RECORD, X
TIXR    T
JLT    RLOOP
RSUB
:
:
IMDEV  BYTE   X 'F1'
RISWORD RESB   100

```

want a sic and sic/xs program to copy 'SYSTEM SOFTWARE' to another string.

a) sic program

```

LDX    ZERO
LOOP   LDCH1 STR1,X
       STCH1 STR2,X
       TIX    FIFTEEN
       JLT    LOOP
       :
STR1   BYTE   C 'SYSTEM SOFTWARE'
STR2   RESB   15
ZERO   WORD   0
FIFTEEN WORD   15

```

b) sic/xs program

```

LDX    #10
LDT    #15
LOOP   LDCH1 STR1,X
       STCH1 STR2,X
       TIXR   T
       JLT    LOOP
       :
STR1   BYTE   C 'SYSTEM SOFTWARE'
STR2   RESB   15

```

### Exercises 1.3

1. Write a sequence of instructions for SIC to set ALPHA equal to the product of BETA and GAMMA. Assume ALPHA, BETA and GAMMA are 1 word ( $\text{ALPHA} = \text{BETA} * \text{GAMMA}$ )

```

LDA    BETA
MUL    GAMMA
STA    ALPHA
:
ALPHA  RESW  1
BETA   RESW  1
GAMMA  RESW  1

```

2. Write a sequence of instructions for SIC/XE to set ALPHA equal to  $A = B - 9$ . ALPHA, BETA and GAMMA are 1 word. Use immediate addressing for the constants ( $A = \#B - 9$ )

```

LDA    BETA
LDS    #H
MVLR  S, A
SUB   #9
STA    ALPHA
:
ALPHA  RESW  1

```

3. Write SIC instructions to swap the values of ALPHA and BETA.

```
LDA ALPHA  
STA GAMMA  
LDA BETA  
STA ALPHA  
LDA GAMMA  
STA BETA  
:  
ALPHA RESW 1  
BETA RESW 1  
GAMMA RESW 1
```

4. Write a sequence of instructions for SIC to set ALPHA equal to the integer portion of BETA ÷ GAMMA. ALPHA, BETA, GAMMA are 1 word each

```
LDA BETA  
DIV GAMMA  
STA ALPHA  
:  
ALPHA RESW 1  
BETA RESW 1  
GAMMA RESW 1
```

5. Write a sequence of instructions for 8085 to divide BETA by GAMMA, setting ALPHA to the integer portion of the quotient and DELTA to the remainder. Use register-to-register instructions to make the calculation as efficient as possible.

Ex:- B = 5  
      G = 2

LDA BETA	; A = 5
DIVF GAMMA	
LDS S	; S = 2
DIVR S, A	; A = A/S = 5/2 = 2
STA ALPHA	; A = 2
MULR S, A	; A = A*S = 2*2 = 4
LDS BETA	; S = 5
SUBR A, S	; S = S - A = 5 - 4 = 1
STS DELTA	; DELTA = 1
:	
ALPHA RESW 1	
BETA RESW 1	
GAMMA RESW 1	
DELTA RESW 1	

Note:

(1) To find the remainder

$$\text{Quotient} = \text{Dividend} / \text{Divisor}$$

$$\text{Remainder} = \text{Dividend} - (\text{Quotient} * \text{Divisor})$$

Ex:- Dividend = 10, Divisor = 3,  $\Theta = 10/3 = 3$ ;  $R = 10 - (3 * 3) = 10 - 9 = 1$

Dividend = 15, Divisor = 3,  $\Theta = 15/3 = 5$ ;  $R = 15 - (5 * 3) = 15 - 15 = 0$

6. Write a sequence of instructions for sic/x to divide BETA by GAMMA, setting ALPHA to the value of the quotient, rounded to the nearest integer. Use register-to-register instructions to make the calculation as efficient as possible.

```
LDF BETA  
DIVF GAMMA  
FIX  
STA ALPHA  
:  
ALPHA RESW 1  
BETA RESW 1  
GAMMA RESW 1
```

7. Write a sequence of instructions for sic to clear a 20-byte string to all blanks

```
LPX ZERO  
Loop LDCH BLANK  
STCH STR1,X ; ADD 1 to index and compare  
TIX TWENTY ; LOOP if index < 100 with 20 & set  
JLT LOOP ; CCR =>  
:  
STR1 RESW 20  
BLANK BYTE C  
ZERO WORD 0  
TWENTY WORD 20
```

8. Write a sequence of instructions for SIC/XE to clear a 20-byte string to all blanks. Use immediate addressing and register-to-register instructions to make the process as efficient as possible.

```

    LDT #20
    LDX #0
    CLOOP LOCH #0
    STCH STRI,X
    TJXR T
    JLT CLOOP
    :
    STRI RESW 20
  
```

9. Suppose that ALPHA is an array of 100 words. Write a sequence of SIC instructions to set all 100 elements of the array to 0.

LDA	ZERO	:	
STA	INDEX	INDEX	RESW 1
Loop	LD <sub>X</sub> INDEX	ALPHA	RECW 100
	LDA ZERO	ZERD	WORD 0
	STA ALPHA, <sub>X</sub>	K300	WORD 100
	LDA INDEX	THREE	WORD 3
	ADD THREE		
	STA INDEX		
	COMP K300		
	TIX TWENTY)		
	TIX LOOP		

10. ALPHA is an array of 100 words. Write a sequence of instructions for SIC/XE to set all 100 elements of the array to 0. Use immediate addressing and register-to-register instructions to make the process as efficient as possible.

```
LDS #3  
LDT #300  
LD X #0  
LOOP LDA #0  
      STA ALPHA, X  
      ADDR S, X  
      COMPR X, T  
      JLT LOOP  
      :  
      ALPHA RESW 100
```

11. ALPHA is an array of 100 words. Write a sequence of SIC/XE instructions to arrange the 100 words in ascending order and store the result in an array BETA of 100 words.

```
    LDS #3  
    LDT #300  
    LD X #0  
    LOOP LDA ALPHA, X  
          MUL #4
```

12. ALPHA and BETA are the two arrays of 100 words.  
 Another array of GAMMA elements are obtained by  
 multiplying the corresponding ALPHA element by 4 and  
 adding the corresponding BETA elements. write the six  
 instructions for the same.

```

LDS #3
LDT #300
LDX #0
LOOP LDA ALPHA, X
      MUL #4
      ADD BETA, X
      STA GAMMA, X
      ADDR S, X ; X ← X + 3
      COMPR X, T ; X > 300
      JLT LOOP
      :
ALPHA RESW 100
BETA RESW 100
GAMMA RESW 100
  
```

13. ALPHA is an array of 100 words, write a sequence of  
SIC/XE instructions to find the maximum element in the  
array and store results in MAX.

```

LDS #3
LDT #300
LDX #0
LOOP LDA ALPHA,X
      COMP MAX
      JLT NDMAX
      STA MAX
      TROMAX ADDR S,X
      COMPR X,T
      JLT LOOP
      :
ALPHA RESLO 100
MAX WORD -32768

```

Note: COMP MAX  $\Rightarrow$  indicates Accumulator value is compared with MAX and set the cc (condition code) if  $CC \leftarrow < = >$  of  $(A) ? (max)$ . Based on cc value check the condition if  $JLT, JGT, JGE$

$\rightarrow$  COMPR X,T  $\Rightarrow$  Register value are compared if  $(X) ? (T)$  and cc is set :  $< = >$  and Jump instruction is called

## Explanation

$\text{ALPHA} = \{10, 20, 30, 40, \dots, 32768, \dots\}$

↑  
4      1  
0      3  
Index

Each value is 1 word = 3 bytes

100 words =  $3 \times 100 = 300$  bytes

index has to be incremented by 3.

i.e. initially  $x = 0, 3, 6, 9, \dots, 300$

According to code:  $S = 3, T = 100, X = 0$

1st iteration Loop: Accumulator (A) = 10 at 0<sup>th</sup> position

comp MAX ; 10 ? 32768 sets CC: <

JLT NOMAX

NOMAX : ADDR S, X ;  $X \leftarrow (X) + S = 0 + 3 \rightarrow$  increment by 3 (next element)

element is 20

compr X, T ;  $X \leftarrow (X) ? (\otimes) T$

~~← 300~~ ? 300 CC: > <

JLT LOOP

To check whether the array index has come to an end.

Iteration

2) Loop:  $A \leftarrow 20$  which is at 3<sup>rd</sup> position

LDA ALPHA 3 → value at 3<sup>rd</sup> position

comp MAX ; 20 ? 32768 - CC: <

JLT NOMAX

:

Continued

14. A RECORD contains a 100-byte record. write a subroutine for sic that will write this record onto device 05.

```
TSUB    LORREC
:
WRREC  LDY    'ZERO'          ; initialize index register = 0
LOOP   TD     OUTPUT          ; Test output device
       JEQ    ULOOP            ; LOOP if device is busy
       LDCH  RECORD, X         ; load one byte to accumulator
       WD    OUTPUT            ; write one byte to device
       TIX   LENGTH            ; Add 1 to index & compare to 100
       JLT   LOOP              ; Loop if index is < 100
       RSUB  ; exit from subroutine
:
ZERO   WORD  0
LENGTH WORD  1
OUTPUT BYTE  X '05'
RECORD RBSB  100
```

Note: To read and write the data between the devices, the device has to be ready to perform. This is done by using TD (Test device) instruction; status of the device is tested and cc is set to either { < (ready) = (not ready) } if ready then RD is executed.  $\Rightarrow$  reads 1 byte of data from device into rightmost byte of register A. If the input device is character-oriented (Keyboard), the value placed in reg. A is the ASCII code for the character that was read.  $W \rightarrow$  off device. Next is loaded into the rightmost byte of register A. { and }

22

15. write a subroutine for sic/xfe to write a RECORD  
of 100 bytes onto output device OS.

```
JSUB    WRREC ; Jump to subroutine  
  
WRREC    LDX    #0  
          LDT    #100  
  
LOOP     TD     OUTPUT  
          JEQ    LOOP  
          LDCH    RECORD, X  
          WD     OUTPUT  
          TIXR    T  
          JLT    LOOP  
  
RSUB  
:  
OUTPUT    BYTE   X 'OS'  
RECORD    RECB   100
```

16. write a subroutine for sic that will read a record  
into a buffer. The record may be any length from 1 to 100  
bytes. The end of the record is marked with a "null"  
character (ASCII code 00). The subroutine should place the  
length of the record read into a variable named LENGTH.

```
JSUB    RDREC  
:  
RDREC    LDX    ZER0  
RLOOP    TD     INDEV
```

JEQ RLOOP  
 RD INDEV  
 COMP NULL  
 JEQ EXIT  
 STCH BUFFER, X  
 TIX K100  
 JLT RLOOP  
 EXIT STX LENGTH  
 RSUB  
 :  
 :  
 :  
 ZERO WORD '0'  
 NULL WORD 0  
 K100 WORD 1  
 INDEV BYTE X 'F'  
 LENGTH RESW 1  
 BUFFER RESB 100

17) SIC/XE : JSUB RDREC  
 :  
 RDREC LDX #0 STCH BUFFER, X  
 LDI #100 TIXR T  
 LDS #0 JLT RLOOP  
 RLOOP TD INDEV EXIT STX LENGTH  
 JEQ RLOOP RSUB  
 RD INDEV :  
 COMPR. A, S INDEV BYTE X 'F'  
 JEQ EXIT LENGTH RESW 1  
 BUFFER RESB 100

II TO sort an array of 10 words in an ascending order.

```

OUTER    LDX INDEX ;
          LDS ARRI, X ;
          LD X #0

INNER    LDT ARRI, X
          COMR S,T
          JLT LOOP
          JEQ LOOP
          RMO S,A
          RMO T,S
          RMO A,T
          RMO X,A
          LDX INDEX
          STS ARRI,X
          RMO A,X
          STT ARRI,X

LOOP     RMO X,A
          APP #3
          COMP LENGTH
          RMO A,X
          JLT INNER
          LDA INDEX
          ADD #3
          COMP LENGTH
          STA INDEX
          JLT OUTER
          :
INDEX   WORD 0
ARRI    WORD 10
LENGTH  WORD 30

```

OP

1. Write a SIC program to copy string 'SYSTEM SOFTWARE' to another string.

LDX ZERO ; Initialize X to zero  
MOVCH LDCH STR1,X ; X specifies indexing  
STCH STR2,X  
TIX FIFTEEN ; Increment X and compare with 15  
JLT MOVCH  
;  
STR1 BYTE C 'SYSTEM SOFTWARE'  
STR2 RBBB 15  
ZERO WORD 0  
FIFTEEN WORD 15

# Comparison Chart of SIC and SIC/XE machine

Specification	SIC	SIC/XE
<b>Memory</b>	<ul style="list-style-type: none"> <li>• Word size: 3 bytes (24 bits)</li> <li>• Total size: 32,768 bytes (215). Thus any memory address will need at most 15 bits to be referenced ('almost' four hex characters).</li> </ul>	<ul style="list-style-type: none"> <li>• Word size: 3 bytes (24 bits)</li> <li>• Total size: 32,768 bytes (215). Thus any memory address will need at most 15 bits to be referenced ('almost' four hex characters).</li> </ul>
<b>Register</b>	<ul style="list-style-type: none"> <li>• Total Registers: 5</li> <li>• Accumulator (A): Used for most of the operations (number 0)</li> <li>• Index (X): Used for indexed addressing (number 1)</li> <li>• Linkage (L): Stores return addresses for JSUB (number 2)</li> <li>• Program Counter (PC): Address for next instruction (number 8)</li> <li>• Status Word (SW): Information and condition codes (number 9).</li> </ul>	<ul style="list-style-type: none"> <li>• Total Registers: 9 , same 5 from SIC plus 4 additional ones.</li> <li>• Base (B): Used for base-relative addressing (number 3)</li> <li>• General (S and T): General use (numbers 4 and 5 resp.)</li> <li>• Floating Point Accumulator (F): Used for floating point arithmetic, 48 bits long (number 6)</li> </ul>
<b>Instruction Formats</b>	<ul style="list-style-type: none"> <li>• Only one instruction format of 24 bits (3 bytes / 1 word)</li> <li>• Opcode: first 8 bits, direct translation from the Operation Code Table</li> <li>• Flag (X): next bit indicates address mode (0 direct - 1 indexed)</li> <li>• Address: next 15 bits, indicate address of operand according to address mode.</li> </ul>	<ul style="list-style-type: none"> <li>• Four instruction formats</li> <li>• Format 1 (1 byte): contains only operation code (straight from table)</li> <li>• Format 2 (2 bytes): first eight bits for operation code, next four for register 1 and following four for register 2.</li> <li>• The numbers for the registers go according to the numbers indicated at the registers section (ie, register T is replaced by hex 5). <ul style="list-style-type: none"> <li>• If the operation uses only one register the last hex digit becomes '\0" (ie, TXR T becomes B850)</li> </ul> </li> <li>• Format 3 (3 bytes): First 6 bits contain operation code, next 6 bits contain flags, last 12 bits contain displacement for the address of the operand.</li> <li>• Operation code uses only 6 bits, thus the second hex digit will be affected by the values of the first two flags (n and i) <ul style="list-style-type: none"> <li>• The flags, in order, are: n, i, x, b, p, and e. Its functionality is explained in the next section.</li> <li>• The last flag e indicates the instruction format (0 for 3 and 1 for 4)</li> </ul> </li> <li>• Format 4 (4 bytes): same as format 3 with an extra 2 hex digits (8 bits) for addresses that require more than 12 bits to be represented</li> </ul>

Specification	Addressing Modes	SIC
	<ul style="list-style-type: none"> <li>Only two possible addressing modes</li> <li><b>Direct</b> (<math>x = 0</math>): operand address goes as it is Indexed (<math>x = 1</math>): value to be added to the value stored at the register <math>x</math> to obtain real address of the operand.</li> </ul>	<ul style="list-style-type: none"> <li>five possible addressing modes plus combinations (see page 11 for examples)</li> <li><b>Direct</b> (<math>x, b</math>, and <math>p</math> all set to 0): operand address goes as it is, <math>n</math> and <math>i</math> are both set to the same value, either 0 or 1. While in general that value is 1, if set to 0 for format 3 we can assume that the rest of the flags (<math>x, b, p</math>, and <math>e</math>) are used as a part of the address of the operand, to make the format compatible to the SIC format</li> <li><b>Relative</b> (either <math>b</math> or <math>p</math> equal to 1 and the other one to 0): the address of the operand should be added to the current value stored at the B register (if <math>b = 1</math>) or to the value stored at the PC register (if <math>p = 1</math>)</li> <li><b>Immediate</b> (<math>i = 1, n = 0</math>): The operand value is already enclosed on the instruction (ie. lies on the last 12/20 bits of the instruction)</li> <li><b>Indirect</b> (<math>i = 0, n = 1</math>): The operand value points to an address that holds the address for the operand value</li> <li><b>Indexed</b> (<math>x = 1</math>): value to be added to the value stored at the register <math>x</math> to obtain real address of the operand. This can be combined with any of the previous modes except immediate.</li> </ul>
	<p><b>Assembler Considerations</b></p> <ul style="list-style-type: none"> <li>Operation code gets translated directly from table (no need to check other bits)</li> <li><math>x</math> bit dependent on the addressing mode of the operand. If indexed the code will have to indicate it with <math>\backslash X</math>" after the operand name (ie. BUFFER,X)</li> <li>The last 3 hex digits of the address will remain the same, the first hex digit (leftmost) will change if the address is indexed (first bit becomes one, thus the hex digit increases by 8). ie, if the address of the operand is 124A and the addressing is indexed, the object code will indicate 924A.</li> <li><b>Relative:</b> for Base relative, the instruction BASE will precede the current instruction.</li> <li>Any other format, except immediate, will be considered Program Counter relative. If the displacement with respect to the PC does not fit into the 12 bits, the assembler should try to compute the displacement with respect to the Base register. If neither case works, the instruction should be extended to format 4, where the addressing mode becomes direct.</li> </ul>	<ul style="list-style-type: none"> <li>five possible addressing modes plus combinations (see page 11 for examples)</li> <li><b>Direct addressing</b> is mainly used in extended format (format 4) and is indicated with a <math>\backslash +</math>" before the operand (an indication that the format is 4, which will also make the <math>e</math> flag to be 1).</li> <li><b>Relative:</b> for Base relative, the instruction BASE will precede the current instruction.</li> <li>Any other format, except immediate, will be considered Program Counter relative. If the displacement with respect to the PC does not fit into the 12 bits, the assembler should try to compute the displacement with respect to the Base register. If neither case works, the instruction should be extended to format 4, where the addressing mode becomes direct.</li> </ul>

Specification	SIC	SIC/XE
		<ul style="list-style-type: none"> <li>* Immediate addressing will be indicated by the use of \'#'' before the operand name/value (ie. #1)</li> <li>* Indirect addressing will be indicated by adding the prex \'@'' to the operand name (ie. @RETADR)</li> <li>* Indexed addressing will be indicated the same way as it was for the SIC machine, \'X'' after the operand name (ie. BUFFER,X)</li> <li>* Hex digits for the address are not affected by the content of the flags, since the first two flags affect the second digit of the operation code, and the following four make up its own hex digit.</li> </ul>

# CHAPTER 2

## Assemblers

### 2.1 Basic Assembler Functions

#### 2.1.1 A Simple SIC Assembler

#### 2.1.2 Assembler Algorithm and Data Structures

### 2.2 Machine-Dependent Assembler Features

#### 2.2.1 Instruction Formats and Addressing Modes

#### 2.2.2 Program Relocation

### 2.3 Machine-Independent Assembler Features

#### 2.3.1 Literals

#### 2.3.2 Symbol-Defining Statements

#### 2.3.3 Expressions

#### 2.3.4 Program Blocks


#### 2.3.5 Control Sections and Program Linking

### 2.4 Assembler Design Options

#### 2.4.1 One-Pass Assemblers

#### 2.4.2 Multi-Pass Assemblers

## Chapter 2 : Assemblers



Assembler does two functions

- 1) It converts the mnemonic operation codes into their machine language equivalent
- 2) Converts symbolic labels into their machine addresses
- The design of assembler can be of
1. Convert mnemonic operation codes to their machine language equivalent. e.g.: Translate `STL` to 14
  2. Convert symbolic operands to their equivalent machine addresses. e.g.: Translate `RETADR` to 1033
  3. Build the machine instructions in the proper format.
  4. Convert the data constants specified in the source program into their internal machine representation.  
e.g.: Translate '`EOF`' to `45hFh6`
  5. Write the object program and the assembly listing

## Different datastructures for assemblers

1. Operation code Table (OPTAB)
2. symbol Table (SYMTAB)
3. Location Counter Variable (LOCCTR)

### I OPERATION CODE TABLE (OPTAB)

#### a) Content

- Mnemonic operation codes
- machine language equivalent
- instruction format and length

#### b) During pass-1

- validate op codes
- find instruction length to increase location counter value (LOCCTR)

#### c) During pass-2

- determines the instruction format (3 or 4)
- translates the operation codes to their machine language equivalents

#### d) Implementation

- static hash table, easy for searching

Mnemonic Name	op code	Format
ADD m	18	3/4
:		
:		
:		
:		

## II SYMBOL TABLE (SYMTAB)

### a) contents

- label name
- label address
- Flags to indicate error conditions
- Data type or length

### b) During pass-1

- store label name and assigned address  
(from LOCTR) in SYMTAB

### c) During pass-2

- symbols used as operands are looked up  
in SYMTAB

### d) Implementation


- A dynamic hash table for efficient insertion and retrieval
- should perform well with non-random keys (LOOP<sub>1</sub>, LOOP<sub>2</sub>, ...)

Label name	value	Flags	Length
CLOOP	0003		

## II LOCATION COUNTER VARIABLE (LOCCTR)

- Variable accumulated for address alignment  
ie LOCCTR gives the address of the associated labels
- LOCCTR is initialized to be the beginning address specified in the "START" statement
- After each source stmt is processed during pass-1, the instruction length or data area is added to LOCCTR

→ The functionality of assembler looks like this



note : During pass-1, the address of labels is not known :  
it is defined later ie called forward reference. To  
resolve this we go for pass-2.

Eg. JEQ RETADR

### 3.1 Assembler Directives :

- 1) START : specifies name and starting address for the program
- 2) END : indicates the end of the source program and optionally specify the first executable instruction in the program
- 3) BYTE : generates character or hexadecimal constant, occupying as many bytes as needed to represent the constant
- 4) WORD : generates one-word integer constant
- 5) RESB : Reserve the indicated number of bytes for a data area
- 6) RESW : Reserve the indicated number of words for a data area.
- 7) LTORG : creates a literal pool that contains all of the literal operands used since the previous LTORG or the beginning of the program
- 8) EQU : establishes symbolic names that can be used for improved readability instead of numeric values and also used to define mnemonic names for registers.

9) ORG Used to indirectly assign values to symbols

10) USE Indicates which portion of the source program belongs to the various blocks and also indicates a continuation of a previously begun block


11) BASE Indicates that the base register will contain the address of operand.

12) NOBASE Indicates that the contents of the base register can no longer be relied upon for addressing.

### 2.1.1 A simple sic assemble

4

The usual (general) format to represent the assembly language program for sic machine with generated assembly code:



where

→ LABEL : An identifier and optional labels are used to reduce reliance upon programmers remembering where data or code is located. The length of label differs between assemblers.

Ex:- FIRST STL #H096.

→ OPCODE : Is a machine code instruction. It may require additional information like operand (optional)

Ex:- COMP ZER0 ; with operand

OR

RSUB ; without operand

→ OPERAND : Is an additional data or information that the opcode requires. Operands are used to specify constants, labels, immediate data, data contained in another register, an address etc

## Advantages and Disadvantages of assembly language

- Advantages : → Reduced Errors  
→ Faster Translation time  
→ changes could be made easier and faster

Disadvantages : → many instructions are required to achieve small tasks

- source program tend to be large and difficult to follow
- Programs are machine dependent, thus the complete program has to be rewritten if the hardware is changed
- The programmer has to have the complete knowledge of the process architecture and instruction set.

Mnemonic	Format	Opcode	Effect	Notes
ADD m	3/4	18	A $\leftarrow$ (A) + (m..m+2)	
ADDF m	3/4	58	F $\leftarrow$ (F) + (m..m+5)	X F
ADDR r1,r2	2	90	r2 $\leftarrow$ (r2) + (r1)	X
AND m	3/4	40	A $\leftarrow$ (A) $\&$ (m..m+2)	
CLEAR r1	2	B4	r1 $\leftarrow$ 0	
COMP m	3/4	28	(A) : (m..m+2)	
COMPF m	3/4	88	(F) : (m..m+5)	X F C
COMPR r1,r2	2	A0	(r1) : (r2)	X C
DIV m	3/4	24	A $\leftarrow$ (A) / (m..m+2)	
DIVF m	3/4	64	F $\leftarrow$ (F) / (m..m+5)	X F
DIVR r1,r2	2	9C	r2 $\leftarrow$ (r2) / (r1)	X
FIX	1	C4	A $\leftarrow$ (F) [convert to integer]	X F
FLOAT	1	C0	F $\leftarrow$ (A) [convert to floating]	X F
I/O	1	F4	Halt I/O channel number (A)	P X
J m	3/4	3C	PC $\leftarrow$ m	SIO
JEQ m	3/4	30	PC $\leftarrow$ m if CC set to =	
JGT m	3/4	34	PC $\leftarrow$ m if CC set to >	SSK m
JLT m	3/4	38	PC $\leftarrow$ m if CC set to <	EC
JSUB m	3/4	48	L $\leftarrow$ (PC); PC $\leftarrow$ m	STAM
LDA m	3/4	00	A $\leftarrow$ (m..m+2)	STBM
LDB m	3/4	68	B $\leftarrow$ (m..m+2)	STCHM
LDCH m	3/4	50	A [rightmost byte] $\leftarrow$ (m)	STFM
LDF m	3/4	70	F $\leftarrow$ (m..m+5)	STIM
LDL m	3/4	08	L $\leftarrow$ (m..m+2)	STLM
LDS m	3/4	6C	S $\leftarrow$ (m..m+2)	STS m
LDT m	3/4	74	T $\leftarrow$ (m..m+2)	STSWM
LDX m	3/4	04	X $\leftarrow$ (m..m+2)	STT m
LPS m	3/4	D0	Load processor status from information beginning at address m (see Section 6.2.1)	STXM
MUL m	3/4		A $\leftarrow$ (A) * (m..m+2)	SUB m
MULF m	3/4	60	F $\leftarrow$ (F) * (m..m+5)	SUBFM
MULR r1,r2	2	98	r2 $\leftarrow$ (r2) * (r1)	X
NORM	1	C8	F $\leftarrow$ (F) [normalized]	X F
OR m	3/4	44	A $\leftarrow$ (A)   (m..m+2)	
RD m	3/4	D8	A [rightmost byte] $\leftarrow$ data from device specified by (m)	P
RMO r1,r2	2	AC	r2 $\leftarrow$ (r1)	X
RSUB	3/4	4C	PC $\leftarrow$ (L)	
SHIFTR r1,n	2	A4	r1 $\leftarrow$ (r1); left circular shift n bits. [In assembled instruction, r2 = n-1]	X
SHIFTL r1,n	2	A8	r1 $\leftarrow$ (r1); right shift n bits, with vacated bit positions set equal to leftmost bit of (r1). [In assembled instruction, r2 = n-1]	X
Start I/O channel number (A); address of channel program is given by (S)				
Protection key for address m $\leftarrow$ (A) (see Section 6.2.4)				P X
m..m+2 $\leftarrow$ (A)				
m..m+2 $\leftarrow$ (B)				X
m $\leftarrow$ (A) [rightmost byte]				X F
m..m+5 $\leftarrow$ (F)				P X
Interval timer value $\leftarrow$ (m..m+2) (see Section 6.2.1)				
m..m+2 $\leftarrow$ (L)				X
m..m+2 $\leftarrow$ (S)				X
m..m+2 $\leftarrow$ (SW)				P
m..m+2 $\leftarrow$ (T)				X
m..m+2 $\leftarrow$ (X)				
A $\leftarrow$ (A) - (m..m+2)				
F $\leftarrow$ (F) - (m..m+5)				X F

Mnemonic	Format	Opcode	Effect	Notes
SUBR r1,r2	2	94	$r2 \leftarrow (r2) - (r1)$	X
SVC n	2	B0	Generate SVC interrupt. [In assembled instruction, r1 = n]	X
TD m	3/4	E0	Test device specified by (m)	P C
TIO	1	F8	Test I/O channel number (A)	PX C
TIX m	3/4	2C	$X \leftarrow (X) + 1; (X); (m..m+2)$	C
TIXR r1	2	B8	$X \leftarrow (X) + 1; (X); (r1)$	X C
WD m	3/4	DC	Device specified by (m) $\leftarrow$ (A) [rightmost byte]	P

Instruction Formats

Format 1 (1 byte):

8

Format 2 (2 bytes):

8	4	4
op	r1	r2

Format 3 (3 bytes):

6	1	1	1	1	1	12
op	n	i	x	b	e	disp

Format 4 (4 bytes):

6	1 1 1 1 1 1	20
op	n i x b p e	address

Addressing Modes

The following addressing modes apply to Format 3 and 4 instructions. Combinations of addressing bits not included in this table are treated as errors by the machine. In the description of assembler language notation, *c* indicates a constant between 0 and 4095 (or a memory address known to be in the

Addressing type	Flag bits n i x b p e	Assembler notation	Calculation of target address TA	Operand	Notes
Simple	1100000	op c	disp	(TA)	D
	1100001	+op m	addr	(TA)	4 D
	1100100	op m	(PC) + disp	(TA)	A
	1101000	op m	(B) + disp	(TA)	A
	1110000	op c,X	disp + (X)	(TA)	D
	1110001	+op m,X	addr + (X)	(TA)	4 D
	1110100	op m,X	(PC) + disp + (X)	(TA)	A
	1111000	op m,X	(B) + disp + (X)	(TA)	A
	000 - - -	op m	b/p/e/disp	(TA)	D S
	001 - - -	op m,X	b/p/e/disp + (X)	(TA)	D S
Indirect	1000000	op @c	disp	((TA))	D
	1000001	+op @m	addr	((TA))	4 D
	1000100	op @m	(PC) + disp	((TA))	A
	1001000	op @m	(B) + disp	((TA))	A
	0100000	op #c	disp	TA	D
Immediate	0100001	+op #m	addr	TA	4 D
	0100100	op #m	(PC) + disp	TA	A
	0101000	op #m	(B) + disp	TA	A

Line	Source statement			
5	COPY	START	1000	COPY FILE FROM INPUT TO OUTPUT
10	FIRST	STL	RETADR	SAVE RETURN ADDRESS
15	CLOOP	JSUB	RDREC	READ INPUT RECORD
20		LDA	LENGTH	TEST FOR EOF (LENGTH = 0)
25		COMP	ZERO	
30		JEQ	ENDFIL	EXIT IF EOF FOUND
35		JSUB	WRREC	WRITE OUTPUT RECORD
40		J	CLOOP	LOOP
45	ENDFIL	LDA	EOF	INSERT END OF FILE MARKER
50		STA	BUFFER	
55		LDA	THREE	SET LENGTH = 3
60		STA	LENGTH	
65		JSUB	WRREC	WRITE EOF
70		LDL	RETADR	GET RETURN ADDRESS
75		RSUB		RETURN TO CALLER
80	EOF	BYTE	C'EOF'	
85	THREE	WORD	3	
90	ZERO	WORD	0	
95	RETADR	RESW	1	
100	LENGTH	RESW	1	LENGTH OF RECORD
105	BUFFER	RESB	4096	4096-BYTE BUFFER AREA
110				
115	.	SUBROUTINE TO READ RECORD INTO BUFFER		
120	.			
125	RDREC	LDX	ZERO	CLEAR LOOP COUNTER
130		LDA	ZERO	CLEAR A TO ZERO
135	RLOOP	TD	INPUT	TEST INPUT DEVICE
140		JEQ	RLOOP	LOOP UNTIL READY
145		RD	INPUT	READ CHARACTER INTO REGISTER A
150		COMP	ZERO	TEST FOR END OF RECORD (X'00')
155		JEQ	EXIT	EXIT LOOP IF EOR
160		STCH	BUFFER,X	STORE CHARACTER IN BUFFER
165		TIX	MAXLEN	LOOP UNLESS MAX LENGTH
170		JLT	RLOOP	HAS BEEN REACHED
175	EXIT	STX	LENGTH	SAVE RECORD LENGTH
180		RSUB		RETURN TO CALLER
185	INPUT	BYTE	X'F1'	CODE FOR INPUT DEVICE
190	MAXLEN	WORD	4096	
195	.			
200	.	SUBROUTINE TO WRITE RECORD FROM BUFFER		
205	.			
210	WRREC	LDX	ZERO	CLEAR LOOP COUNTER
215	WLOOP	TD	OUTPUT	TEST OUTPUT DEVICE
220		JEQ	WLOOP	LOOP UNTIL READY
225		LDCH	BUFFER,X	GET CHARACTER FROM BUFFER
230		WD	OUTPUT	WRITE CHARACTER
235		TIX	LENGTH	LOOP UNTIL ALL CHARACTERS
240		JLT	WLOOP	HAVE BEEN WRITTEN
245		RSUB		RETURN TO CALLER
250	OUTPUT	BYTE	X'05'	CODE FOR OUTPUT DEVICE
255		END	FIRST	

Figure 2.1 Example of a SIC assembler language program.

ASSEMBLED CODE

Line	Loc	Length	Source statement	Object code	
			LABEL	OPCODE	OPERAND
5	1000		COPY	START	1000
10	1000	3	FIRST	STL	RETADR
15	1003	3	CLOOP	JSUB	RDREC
20	1006	3		LDA	LENGTH
25	1009	3		COMP	ZERO
30	100C	3		JEQ	ENDFIL
35	100F	3		JSUB	WRREC
40	1012	3		J	CLOOP
45	1015	3	ENDFIL	LDA	EOF
50	1018	3		STA	BUFFER
55	101B	3		LDA	THREE
60	101E	3		STA	LENGTH
65	1021	3		JSUB	WRREC
70	1024	3		LDL	RETADR
75	1027	3		RSUB	
80	102A	3	EOF	BYTE	C'EOF'
85	102D	3	THREE	WORD	3 bytes
90	1030	3	ZERO	WORD	0
95	1033	3	RETADR	RESW	1 → IX3 = BB
100	1036	3	LENGTH	RESW	1
105	1039	1000	BUFFER	RESB	4096 (1000 in hexadecimal)
110					
115	1000	diff	verse		SUBROUTINE TO READ RECORD INTO BUFFER
120					
125	2039	3	RDREC	LDX	ZERO
130	203C	3		LDA	ZERO
135	203F	3	RLOOP	TD	INPUT
140	2042	3		JEQ	RLOOP
145	2045	3		RD	INPUT
150	2048	3		COMP	ZERO
155	204B	3		JEQ	EXIT
160	204E	3		STCH	BUFFER,X
165	2051	3		TIX	MAXLEN
170	2054	3		JLT	RLOOP
175	2057	3	EXIT	STX	LENGTH
180	205A	3		RSUB	
185	205D	1	INPUT	BYTE	X'F1'
190	205E	3	MAXLEN	WORD	4096
195					4 bytes
200					SUBROUTINE TO WRITE RECORD FROM BUFFER
205					
210	2061	3	WRREC	LDX	ZERO
215	2064	3	WLOOP	TD	OUTPUT
220	2067	3		JEQ	WLOOP
225	206A	3		LDCH	BUFFER,X
230	206D	3		WD	OUTPUT
235	2070	3		TIX	LENGTH
240	2073	3		JLT	WLOOP
245	2076	3		RSUB	
250	2079	1	OUTPUT	BYTE	X'05'
255	207A			END	FIRST

Figure 2.2 Program from Fig. 2.1 with object code.

The following program contains a main routine that reads records from an input device (code: F1) and copies them to output device (code: 05).

Main function calls subroutine RDREC to read a record into a buffer and subroutine WRREC to write record from the buffer to output device.

Each subroutine transfers one record one character at a time because only I/O instructions available are RD and WD.

Since the I/O rates of two devices (disk and a printing terminal) may be different, a buffer is used. The end of each record is marked with a null character ie 00 (in hexadecimal). If a record is longer than length of buffer (H096 bytes) then only the first H096 bytes are copied. The end of file to be copied is indicated by a zero length record.

The program indicates EOF (end of file) on output device when the zero length record (ie end of file) is detected. The program terminates by executing the RSUB instruction since it was called by JSUB instruction.

# Procedure to generate object code and object Program ( Intermediate File )

Note: we have assumed that the program starts at address 1000.

- 1) First and foremost write the LOCCTR address
  - START 1000
  - Add 3 bytes for each instruction. ('.' instruction format for sic mc is 2 bits i.e. 3 bytes)
  - BYTES C 'EOF' : count the length of constant and add those many bytes
  - RESW 2000 : then it should be  $2000 \times 3$  bytes =  $6000B = 1770(H)$  added to previous address
  - RESW 1 : add just 3 bytes
  - RESB 2000 : convert 2000 to hexadecimal ( $7\text{F}\text{F}$ ) i.e. 7FF byte and add
  - RESB 4096 :  $4096 \rightarrow 1000_{(16)}$  is added to previous value
  - WORD 3 or WORD 0 → 3 bytes added.

- 2) Start creating the object code.
  - Convert mnemonic operation code to their machine language equivalent. ex: STL to 14
  - Convert symbolic operands to their equivalent machine address ex. RETADR to 1033 (forward reference)

→ Build machine instruction in proper format

a) Direct addressing :  $x=0$  : TA = address

b) Indexed addressing :  $x=1$  : TA = address + (x)

→ indicated by symbol 'x'

Ex:- STCH BUFFER, X : → line no. 160

→ convert the data constants into their machine

representation. Ex:- EOF to 454FH6 (hex no 80)

$$(A=65, a=97)$$

$$\hookrightarrow (H1)_{16} \quad \hookrightarrow (61)_{16}$$

3) Write the object program (Intermediate File)

→ object program contains three types of records.

a) Header Record      b) Text Record      c) End Record.

a) Header Record : Contains program name, starting address and length of program.

column 1	H
col. 2-7	Program name
col. 8-13	starting address of object Program (Hexadecimal)
col. 14-19	length of object program in bytes (Hexadecimal)

Ex:- S  $\begin{matrix} \nearrow \text{name of program} \\ \text{COPY} \end{matrix}$  START 1000  $\begin{matrix} \nearrow \text{starting address} \\ \vdots \end{matrix}$

25B 207A END

$$\begin{aligned} \text{Length of program} &= \text{last address} - \text{starting address} \\ &= 207A - 1000 = 107A \end{aligned}$$

∴ H COPY 1000 207A (Header Record)

### b) Text Record :

Text record contains the translated instructions (machine code) and data of the program together with an indication of addresses where they are to be loaded.

col. 1	T
col. 2-7	starting address for object code in this record (hexadecimal)
col 8-9	length of object code in this record in bytes (hexadecimal)
col 10-69	object code represented in hexadecimal (2 columns per byte of object code)

↓ note:

60 columns

⇒ 10 words ⇒ 30 bytes ⇒  $(1E)_{16}$

length of object code

Ex:- 10 10000 FIRST STL RETADDR  $\underbrace{1E1033}_{3 \text{ bytes each}}$  } 10 words  
 : : :  
 : : :  
 55 101B LDA THREE 00102D

Text record →

T, 001000, 1E, 1E1033, ..., ..., 00102D

→ marker for separation

c) End Record :

End record marks the end of the object program and specifies the address in the program where execution is to begin. If no operand is specified then the address of the first executable instruction is used.

col 1	E
col 2-7	Address of first executable instruction in object program (hexadecimal)

Ex:- 10 1000 FIRST STL RETADR 111033

;

;

;

255

END

FIRST

End record  $\rightarrow$  E, 1001000 .

Let us start for the given program in Fig. 9.11

Given opcodes

STL - 1H	J - 3C	LDX - 0H	JLT - 38	F - H6
JSUB - 4B	STA - 0C	TD - E0	LDCH - 50	
LDA - 0D	STX - 10	RD - D8	WP - DC	
COMP - 28	LDL - 08	ST(H) - 5H	E - H5	
JEQ - 30	RSUB - HC	TIX - 2C	O - HF	

① start incrementing LOCAR

initially it is 1000.

→ start adding 3 bytes each time from line no. 5 to 105

→ 105 1039 BUFFER RESB A096  
convert to Hexadecimal i.e  
 $(A096)_{16} = 1000$

∴ add 1000 bytes to 1039 = 2039

∴ Line no. 125 starts at 2039<sup>th</sup> address continue till line no. 185.

→ 185 205D INPUT BYTE X 'F'  
F1  
1 byte

∴ add only 1 byte to 205D ⇒ 205E at line no. 190.

→ 190 205E MAXLEN LOOPD 4096 001000  
word & 3 bytes not 1000 bytes

∴ 3 bytes added to 205E ⇒ 2061 at line No. 210

→ 210 2061 WRREC LPX ZERO B41030.





continue the same till end.

→ 255 207A END FIRST

③ object code for each line.

→ Every line is direct addressing except line no 160

and 925



(iv) same for line number 225

225      206A      LDCH      ↓  
 ↓      50      BUFFER, X  
 ↓      1039

opcode	X	Address
0101 0000	1	001 0000 0011 1001
S    0	9	0    3    9

∴ 225    206A    LDCH    BUFFER, X    509039.

(b) Object program for Fig 2.2

H,COPY. n001000,n00107A

Tn 001000A 1Eh 141033h H82039h 001036A 281030h 301015h 182061h 3C1003h ... A0D102D  
 Tn 00101EA 15h 0C1036h H82061h 081033h H0000h H5HFh 000003h 000000h  
 Tn 002039h 1Eh 0H1030h 0D1030h ED205Dh 30203Fh D8205Dh 281030h 302057h ... H38203F  
 Tn 002057h 1Cn 101036h HCD000h F1001000h 0H1030h ED2079h 302064h ... H2C1036  
 Tn 002073h 07h 382064h HCD000h 0S

EN.001000.

(2)

SYMBOL TABLE

Symbol Name	Value of the symbol
FIRST	1000
CLOOP	1003
ENDFILE	1015
EOF	102A
THREE	102D
ZERO	1030
RSTARTADR	1033
LENGTHH	1036
BUFFER	1039
RDRBC	2039
RLOOP	203F

symbol name	value
EXIT	2057
INPUT	205D
MAXLEN	205E
WRREC	2061
WLOOP	2064
OUTPUT	2079

loader loads into main memory

10

## Functions of Pass-I and Pass-II

### Pass I :

- Assign address to all statements in the program
- save the values (addresses) assigned to all labels for use in Pass II
- Perform some processing of assemble directives (includes processing that affects address assignment, such as determining the length of data areas defined by BYTE, WORD etc.)

### Pass II :

- Assemble instructions (translating operation codes and looking up addresses)
- Generate data values defined by BYTE, WORD etc
- Perform processing of assemble directives not done during pass-I
- write the object program and the assembly listing.

Pass 1:

```
begin
    read first input line
    if OPCODE = 'START' then
        begin
            save #[OPERAND] as starting address
            initialize LOCCTR to starting address
            write line to intermediate file
            read next input line
        end {if START}
    else
        initialize LOCCTR to 0
    while OPCODE ≠ 'END' do
        begin
            if this is not a comment line then
                begin
                    if there is a symbol in the LABEL field then
                        begin
                            search SYMTAB for LABEL
                            if found then
                                set error flag (duplicate symbol)
                            else
                                insert (LABEL,LOCCTR) into SYMTAB
                        end {if symbol}
                    search OPTAB for OPCODE
                    if found then
                        add 3 {instruction length} to LOCCTR
                    else if OPCODE = 'WORD' then
                        add 3 to LOCCTR
                    else if OPCODE = 'RESW' then
                        add 3 * #[OPERAND] to LOCCTR
                    else if OPCODE = 'RESB' then
                        add #[OPERAND] to LOCCTR
                    else if OPCODE = 'BYTE' then
                        begin
                            find length of constant in bytes
                            add length to LOCCTR
                        end {if BYTE}
                    else
                        set error flag (invalid operation code)
                end {if not a comment}
            write line to intermediate file
            read next input line
        end {while not END}
    write last line to intermediate file
    save (LOCCTR - starting address) as program length
end {Pass 1}
```

Figure 2.4(a) Algorithm for Pass 1 of assembler.

Pass 2:

```

begin
    read first input line {from intermediate file}
    if OPCODE = 'START' then
        begin
            write listing line
            read next input line
        end {if START}
    write Header record to object program
    initialize first Text record
    while OPCODE ≠ 'END' do
        begin
            if this is not a comment line then
                begin
                    search OPTAB for OPCODE
                    if found then
                        begin
                            if there is a symbol in OPERAND field then
                                begin
                                    search SYMTAB for OPERAND
                                    if found then
                                        store symbol value as operand address
                                    else
                                        begin
                                            store 0 as operand address
                                            set error flag (undefined symbol)
                                        end
                                end {if symbol}
                            else
                                store 0 as operand address
                                assemble the object code instruction
                            end {if opcode found}
                        else if OPCODE = 'BYTE' or 'WORD' then
                            convert constant to object code
                        if object code will not fit into the current Text record then
                            begin
                                write Text record to object program
                                initialize new Text record
                            end
                            add object code to Text record
                        end {if not comment}
                    write listing line
                    read next input line
                end {while not END}
            write last Text record to object program
            write End record to object program
            write last listing line
        end {Pass 2}
    
```

Figure 2.4(b) Algorithm for Pass 2 of assembler.

## 2.9 Machine Dependent Assembler Features

• Here we consider an example of SIC/XE machine.

→ As we know already, SIC/XE has

a) Registers : A X L B S T F PC SW  
(0 1 2 3 4 5 6 8 9)

b) Dataformats : Integer : 3 bytes  
Character : 1 byte  
Float : 6 bytes

c) Instruction Formats :

Format 1 : 1 byte      

8	opcode		
---	--------	--	--

      EI: FLOAT, FIX

Format 2 : 2 bytes      

8	h	h
opcode	r <sub>1</sub>	r <sub>2</sub>

      EI: ADDR A,X

Format 3 : 3 bytes      

6	1	1	1	1	1	12
op	n	i	z	b	p	e
						disp

      EI: STL RETADR

Format 4 : 4 bytes      

6	1	1	1	1	1	20
op	n	i	z	b	p	e
						address

      EI: +JSUB RDREC

→ we have 20 address lines ∵ we can have  $2^{20}$  addresses

2 1 0									
9	18	17	16	15	14	13	12	11	
00000									
00001									
00002									
⋮									
FFFFF									

↓  
nibble

d) Addressing modes are determined based on 6 bits

n i x b p e

(i) →

n	i	x	e	Addressing mode
1	0			Indirect addressing
0	1			Immediate
*	1	1		not immediate, not indirect
0	0		↓	Simple addressing
		1		Indexed addressing
		0		Direct addressing

(ii)

b	p	c	e	Addressing mode
0	1			Program Counter Relative
1	0			Base relative
*	1	1		Invalid (can't be set)
0	0		↓	NO pc relative, no base relative
		1		Format n instruction
		0		Format 3 instructions

Different addressing modes notations

- 1) Indirect Addressing : @
- 2) Immediate Addressing : #
- 3) Extended Format : +
- 4) Indexed Addressing : operand, X
- 5) character string : c ''
- 6) Base - Register : BASE
- 7) Current value of PC : \*

→ The addressing priority are as follows

a) PC relative addressing :  $-20h8 \leq \text{disp} \leq 20h7$   
 $(FFFFF800 \leq \text{disp} \leq 7FF)$

b) Base relative addressing :  $0 \leq \text{disp} \leq 1095$   
 $(0 \leq \text{disp} \leq FFF)$

c) Extended Instruction Format :

note: Negative numbers are represented in 2's complement.

Procedure to create object code for SIC/XE program

i) Write the LOCCTR addresser for each instruction  
 in the program.

→ if operand field is

(i) memory address  $\rightarrow$  Format 3  $\Rightarrow$  Add 3 bytes

(ii) Register - Register  $\rightarrow$  Format 2  $\Rightarrow$  Add 2 bytes

(iii) + before operand  $\rightarrow$  Format n  $\Rightarrow$  Add n bytes

→ if it is RESW 2000

.  $2000 \times 3 \text{ bytes} = (6000)_d = (1770)_H \Rightarrow$  Add these  
 many bytes to previous address.

. multiplication by 3  $\because$  each word is 3 bytes

→ RESW 1  $\Rightarrow$  Add just 3 bytes

→ RESB 2000  $\Rightarrow$  Add 2000 bytes in hexadecimal

$$\text{i.e. } (2000)_d = (7D0)_H$$

→ RESB h096

$(h096)_d = (1000)_H \Rightarrow$  Add 1000 bytes

→ BYTE C 'EOF'  $\Rightarrow$  Count the length of constant

and add those many bytes

→ Enter the labels onto SYMTAB (part 1)

⇒ Once we are done with LOCCTR calculation and then  
finding program length = end address - start address

3) Now start creating the object code (Part 2) based on  
different addressing mode and set corresponding bits  
and calculate displacement

→ For extended format, displacement = address

→ For Reg-to-Reg instruction, write the opcode

address followed by register numbers.

Eg: CLEAR

X  $\Rightarrow$  BH10 (Format 2)  
(1)  $\rightarrow$  Number of X register in the list

→ For PC relative, disp = TA - PC

→ For Base relative, disp = TA - (B)

Line	Source statement			
5	COPY	START	0	COPY FILE FROM INPUT TO OUTPUT
10	FIRST	STL	RETADR	SAVE RETURN ADDRESS
12		LDB	#LENGTH	ESTABLISH BASE REGISTER
13		BASE	LENGTH	
15	CLOOP	+JSUB	RDREC	READ INPUT RECORD
20		LDA	LENGTH	TEST FOR EOF (LENGTH = 0)
25		COMP	#0	
30		JEQ	ENDFIL	EXIT IF EOF FOUND
35		+JSUB	WRREC	WRITE OUTPUT RECORD
40		J	CLOOP	LOOP
45	ENDFIL	LDA	EOF	INSERT END OF FILE MARKER
50		STA	BUFFER	
55		LDA	#3	SET LENGTH = 3
60		STA	LENGTH	
65		+JSUB	WRREC	WRITE EOF
70		J	@RETADR	RETURN TO CALLER
80	EOF	BYTE	C'EOF'	
95	RETADR	RESW	1	
100	LENGTH	RESW	1	LENGTH OF RECORD
105	BUFFER	RESB	4096	4096-BYTE BUFFER AREA
110	.			
115	.			SUBROUTINE TO READ RECORD INTO BUFFER
120	.			
125	RDREC	CLEAR	X	CLEAR LOOP COUNTER
130		CLEAR	A	CLEAR A TO ZERO
132		CLEAR	S	CLEAR S TO ZERO
133		+LDT	#4096	
135	RLOOP	TD	INPUT	TEST INPUT DEVICE
140		JEQ	RLOOP	LOOP UNTIL READY
145		RD	INPUT	READ CHARACTER INTO REGISTER A
150		COMPR	A,S	TEST FOR END OF RECORD (X'00')
155		JEQ	EXIT	EXIT LOOP IF EOR
160		STCH	BUFFER,X	STORE CHARACTER IN BUFFER
165		TIXR	T	LOOP UNLESS MAX LENGTH
170		JLT	RLOOP	HAS BEEN REACHED
175	EXIT	STX	LENGTH	SAVE RECORD LENGTH
180		RSUB		RETURN TO CALLER
185	INPUT	BYTE	X'F1'	CODE FOR INPUT DEVICE
195	.			
200	.			SUBROUTINE TO WRITE RECORD FROM BUFFER
205	.			
210	WRREC	CLEAR	X	CLEAR LOOP COUNTER
212		LDT	LENGTH	
215	WLOOP	TD	OUTPUT	TEST OUTPUT DEVICE
220		JEQ	WLOOP	LOOP UNTIL READY
225		LDCH	BUFFER,X	GET CHARACTER FROM BUFFER
230		WD	OUTPUT	WRITE CHARACTER
235		TIXR	T	LOOP UNTIL ALL CHARACTERS
240		JLT	WLOOP	HAVE BEEN WRITTEN
245		RSUB		RETURN TO CALLER
250	OUTPUT	BYTE	X'05'	CODE FOR OUTPUT DEVICE
255		END	FIRST	

Figure 2.5 Example of a SIC/XE program.

Line	Loc	Op	Source statement			Object code
5	0000	COPY	START	0		
10	0000	3 FIRST	STL	RETADR	17202D	
12	0003	3	LDB	#LENGTH	69202D	
13			BASE	LENGTH		
15	0006	4 CLOOP	+JSUB	RDREC	4B101036	
20	000A	3	LDA	LENGTH	032026	
25	000D	3	COMP	#0	290000	T1 (1D)
30	0010	3	JEQ	ENDFIL	332007	
35	0013	4	+JSUB	WRREC	4B10105D	
40	0017	3	J	CLOOP	3F2FEC	
45	001A	3 ENDFIL	LDA	EOF	032010	
50	001D	3	STA	BUFFER	0F2016	
55	0020	3	LDA	#3	010003	
60	0023	3	STA	LENGTH	0F200D	
65	0026	4	+JSUB	WRREC	4B10105D	T2 (1D)
70	002A	3	J	@RETADR	3E2003	
80	002D	3 EOF	BYTE	C'EOF'	454F46	
95	0030	3 RETADR	RESW	1		
100	0033	3 LENGTH	RESW	1		
105	0036	1000 BUFFER	RESB	4096 $\Rightarrow$ (1000) <sub>16</sub>		
110						
115			SUBROUTINE TO READ RECORD INTO BUFFER			
120						
125	1036	2 RDREC	CLEAR	X	B410	
130	1038	2	CLEAR	A	B400	
132	103A	2	CLEAR	S	B440	
133	103C	4	+LDT	#4096	75101000	
135	1040	3 RLOOP	TD	INPUT	E32019	
140	1043	3	JEQ	RLOOP	332FFA	
145	1046	3	RD	INPUT	DB2013	T3 (1D)
150	1049	2	COMPR	A,S	A004	
155	104B	3	JEQ	EXIT	332008	
160	104E	3	STCH	BUFFER,X	57C003	
165	1051	2	TIXR	T	B850	
170	1053	3	JLT	RLOOP	3B2FEA	
175	1056	3 EXIT	STX	LENGTH	134000	
180	1059	3	RSUB		4F0000	
185	105C	1 INPUT	BYTE	X'F1'	F1	
190						
195			SUBROUTINE TO WRITE RECORD FROM BUFFER			
200						
205						
210	105D	2 WRREC	CLEAR	X	B410	
212	105F	3	LDT	LENGTH	774000	T4 (1D)
215	1062	3 WLOOP	TD	OUTPUT	E32011	
220	1065	3	JEQ	WLOOP	332FFA	
225	1068	3	LDCH	BUFFER,X	53C003	
230	106B	3	WD	OUTPUT	DF2008	
235	106E	2	TIXR	T	B850	
240	1070	3	JLT	WLOOP	3B2FEF	
245	1073	3	RSUB		4F0000	
250	1076	1 OUTPUT	BYTE	X'05'	05	T5 (07)
255	1077		END	FIRST		

Figure 2.6 Program from Fig. 2.5 with object code.

Consider the example of figure 2.5

- 1) Add the length of each instruction and add it to LOCCTR and find the program length

$$\text{Program length} = \frac{\text{end address} - \text{start address}}{= 1077 - 0000 = 1077}$$

- 2) Create the symbol table

page 1

Symbol Name	PC value
FIRST	0000
CLOOP	0006
ENDFIL	001A
EOF	002D
RETADR	0030
LENGTH	0033
BUFFER	0036
RDREC	1036
RLOOP	1040
EXIT	1056
INPUT	105C
WRREC	105D
LOLOOP	1062
OUTPUT	1076

### 3) start creating object code (part -2)

10 0000 FIRST  $\underbrace{\text{STL}}_{1H}$   $\underbrace{\text{RETADR}}_{0030}$  (Format 3 :: opnd is memory address)

By default assembler uses PC relative addressing

opcode	$n$	$i$	$x$	$b$	$p$	$e$	disp
1	0	1	1	0	0	1	0

02D

$$\rightarrow TA = PC + \text{disp}$$

$$\hookrightarrow \text{Displacement} = TA - PC$$

$$= RETADR - LOCCTR (\text{location of next inst to be executed})$$

$$= 0030 - 0003 = \underline{002D} \quad \because \text{format 3 displacement}$$

$\hookrightarrow$  02D is within range of  $-2^{12} \leq \text{disp} \leq 2^{12} - 1$  is 12 bits

$\hookrightarrow$  opcode is 6 bits ( $h+2 \Rightarrow 1 \text{ nibble} + 2 \text{ bits}$ )

$\Rightarrow$  last 2 bits can be represented by 4 bits  
but always last 2 bits are "zero"

Ex:- H  $\Rightarrow$  0100  
only 2 bits

E  $\Rightarrow$  1100  
C

$\hookrightarrow$  not immediate, not indirect so set  $n=1, i=1$

$\hookrightarrow$  not indexed  $x=0$ , not base relative  $b=0$  but it

is pc relative  $p=1$ , not format  $h$   $e=0$

$\hookrightarrow$  write the whole instruction's object code ie

1	0	1	1	0	0	1	0	02D
nibble representation	1	7	2	02D				

STL RETADR 17202D

13 0003  $\underbrace{\text{LDB}}_{68}$   $\# \underbrace{\text{LENGTH}}_{0033}$

→ opcode for LDB = 68


→ it is immo calculate disp.

$$TA = PC + \text{disp}$$

$$\text{disp} = TA - PC = 0033 - 0006 = 0027D$$

→ PC relative ; operand is memory address

→ it is immediate so  $i=1$




$$\text{LDB } \# \text{LENGTH} \Rightarrow 69202D$$

15 0006  $\underbrace{\text{CLOOP}}_4 + \underbrace{\text{JSUB}}_{18} \underbrace{\text{RDRREC}}_{0030} \rightarrow \text{Format } 4$

→ disp = (operand) ; it is extended format (Fn)  
= 001036 (20 bits)

→ not immediate, not indirect  $n=1, i=1$ .

→ extended c=1



$$\text{CLOOP } + \text{JSUB } \text{RDRREC} \Rightarrow HB101036$$

20 000A LDA LENGTH → Format 3


→ PC relative,  $\text{disp} = \text{TA} - \text{PC}$

$$P=1$$

$$= 0033 - 000D = 026$$

→ not immediate, not indirect, not indexed so

$$n=1, i=1, z=0$$




LDA LENGTH ⇒ 032026

25 000P COMP #40

→ immediate not PC relative because operand is direct value but not memory address.

$$\therefore \text{displacement} = \text{operand} = 000$$

→ Immediate addressing  $n=0, i=1, b=0, p=0$



COMP #0 ⇒ 290000


30

0010

JEQ  
30END FIL  
001A $\Rightarrow$  Format 3, PC relative  $\therefore$  disp = TA - PC

$$= 001A - 0013 = \underline{007}$$


within range

, not immediate, not indirect  $n=1, i=1$ 

3 3      2 007

 $\therefore$  JEQ END FIL  $\Rightarrow$  33200735  
65

0013

+ JSUB  
48WRREC  
10SD $\Rightarrow$  Format 4, Displacement = address of operand  
 $= \underline{010SD}$   
~~within~~+ JSUB WRREC  $\Rightarrow$  AB1010SD

HD

0011


J  
3CLOOP  
0006 $\Rightarrow$  Format 3

$$\text{disp} = TA - PC = 0006 - 001A$$

 $= -1H$  (it takes 2's complement)

= REC


- if it is PC relative  $P=1$
- not immediate, not indirect  $n=0, i=1$



object code : 3 F 2FEC

H5 001A BNDL LDA  $\underbrace{EOF}_{00}$   $\underbrace{EOF}_{002D}$   $\Rightarrow$  Format 3 (PC relative)


$$\text{disp} = TA - PC = 002D - 001D = 0010$$



$$LDA EOF \Rightarrow 032010$$

50 001D STA  $\underbrace{BUFFER}_{0C}$   $\underbrace{BUFFER}_{0036}$   $\Rightarrow$  Format 3 (PC relative)


$$\text{disp} = TA - PC = 0036 - 0020 = 0016$$



$$\therefore STA BUFFER \Rightarrow 0F2016$$

55 0031 LDA #3  $\Rightarrow$  immediate address


$$\text{disp} = 003$$



$$LDA \#3 \Rightarrow 010003$$


60 0023 STA  $\underbrace{0C}_{0033}$   $\underbrace{\text{LEN9TH}}_{0033} \Rightarrow$  Format 3 (PC relative)

$$\text{disp} = TA - PC = 0033 - 0026 = 000D$$



70 002A J  $\underbrace{3C}_{0030}$   $\underbrace{@RETADR}_{0030} \Rightarrow$  Format -3 - Indirect

$$\text{disp} = TA - PC = 0030 - 002P = 0003$$



80 002D EOF BYTE C 'EOF'

$\Rightarrow$  Convert EOF to hexadecimal ascii value

E - 45

O - 4F

F - 46

125 1036 RDREC  $\underbrace{\text{CLEAR}}_{BH} X A X L B S T F P C S W$   
0 1 2 3 4 5 6 8 9

$\Rightarrow BH10$   $\hookrightarrow$  this is not accumulator

$\Rightarrow$  only 2 bytes since it is register-to-register mode

130 1038  $\underbrace{\text{CLEAR}}_{BH} A \Rightarrow BH00$

132 103A  $\underbrace{\text{CLEAR}}_{BH} S \Rightarrow BH40$

150 1049  $\underbrace{\text{compr}}_{A0} A, S \Rightarrow A00H$


165 1051  $\underbrace{\text{TIXR}}_{B8} T \Rightarrow B850$

235 106E  $\underbrace{\text{TIXR}}_{B8} T \Rightarrow B850$

210 105D  $\text{LORREC}$   $\underbrace{\text{CLEAR}}_{B4} X \Rightarrow BH10$


133 103C  $+LDT \quad \#H096 \Rightarrow$  Format H & Immediate addressing

$$\text{disp} = (H096)_{16} = 01000$$




135 1040 RLOOP  $\underbrace{TP}_{\oplus 0} \underbrace{\text{INPUT}}_{105C} \Rightarrow$  Format 3 + PC relative

$$\text{disp} = TA - PC = 105C - 1043 = \not 019$$



1H0 1043  $\underbrace{\text{JEQ}}_{30} \quad \underbrace{\text{RLOOP}}_{1040} \Rightarrow \text{Format 3 + PC relative}$

$$\text{disp} = \text{TA} - \text{PC} = 1040 - 1046 = -6$$



1S5 104B  $\underbrace{\text{JEQ}}_{30} \quad \underbrace{\text{EXIT}}_{1056} \Rightarrow \text{Format 3 + PC relative}$


$$\text{disp} = \text{TA} - \text{PC} = 1056 - 104E = 008$$

	n i x b p e									
3	010			1100			010		008	

3      3      2 008  $\Rightarrow 332008$

1H5 1046  $\underbrace{\text{RD}}_{D8} \quad \underbrace{\text{INPUT}}_{105C} \Rightarrow \text{Format 3 + PC relative}$

$$\text{disp} = \text{TA} - \text{PC} = 105C - 1049 = 013$$




160 104E  $\underbrace{\text{STCH}}_{\$H}$   $\underbrace{\text{BUFFER}, X}_{0036} \Rightarrow$  Indirect + PC relative  
~~\*<sup>\*</sup>~~

$$\begin{aligned} \text{disp} = TA - PC &= 0036 - 1051 = -101B \\ &= \underbrace{5FES}_{(H123)_{10}} > 2047 \end{aligned}$$


$\therefore$  it is not pc relative, go for base relative

$$\begin{aligned} \text{disp} &= \underbrace{TA - B}_{\text{BUFFER} - B} \text{ (length is stored in base register} \\ &\quad \text{at } 0033) \\ &= 0036 - 0033 = 003 \end{aligned}$$



170 1053  $\underbrace{\text{JLT}}_{38}$   $\underbrace{\text{RLOOP}}_{1040} \Rightarrow$  Format 3 + PC relative

$$\text{disp} = TA - PC = 1040 - 1056 = FEA$$




175 1056 EXIT  $\xrightarrow{\text{STX}}$  LENGTH  $\Rightarrow$  Format 3 + PC relative  
\*\*  $\xrightarrow{10}$   $\xrightarrow{0033}$

$$\text{disp} = \text{TA} - \text{PC} = 0033 - 1059 = 6F0A > 2047$$


$\therefore$  go for base relative mode

$$\text{disp} = \text{TA} - (\text{B}) = 0033 - 0033 = \phi 000$$



180 1059 RSUB  $\xrightarrow{\text{HC}}$   $\Rightarrow$  Format 3

no displacement  $\because$  no operand.




185 105C INPUT BYTE X 'F1'  
 $\Rightarrow$  character string  $\because$  store as it is

182 105F LDT LENGTH  $\Rightarrow$  Format 3  
\*\*  $\xrightarrow{7H}$   $\xrightarrow{0033}$

$$\text{disp} = \text{TA} - \text{PC} = 0033 - 1062 = \underbrace{\text{EFDI}}_{4643} > 2047$$


$\therefore$  go for base relative

$$disp = TA - LB = 0033 - 0033 = 0000$$




915      1062      WLOOP      TD      OUTPUT       $\Rightarrow$  Format 3 + PC relative  
 EO

$$disp = TA - PC = 1076 - 1065 = 011$$



220      1065      JEQ      WLOOP       $\Rightarrow$  Format 3 + PC relative  
 30      1062

$$disp = TA - PC = 1062 - 1068 = FFA$$




225      1068      LDCH      BUFFER, X       $\Rightarrow$  indirect  
 50      0036

$$disp = TA - PC = 0036 - 1068 = -1032 > 2047$$


$\therefore$  go for base relative mode

$$disp = TA - B = 0036 - 0033 = 0003$$




230 . 106B      LOD      OUTPUT       $\Rightarrow F_3 + PC$  relative  
 $\underbrace{DC}_{1076}$

$$disp = TA - PC = 1076 - 106E = \text{F}008$$




240 1070      JLT       $\underbrace{\text{LOOP}}_{38}$        $\underbrace{1062}_{1073}$        $\Rightarrow$  Format 3 + PC relative

$$disp = TA - PC = 1062 - 1073 = \text{FEF}$$



245 1073      RSUB       $\Rightarrow$  Format 3



250 1076      OUTPUT      BYTE X '08'  
 $\Rightarrow$  character string . store as it is  $\Rightarrow 08$

ii) object program

H<sub>A</sub>COPY ~000000, 001077

T 000000 ID 172D2D 69202D HB1D1D36 D3 2026 290000 332007 HB101DS 3F2FEC 032010

T\_00001D\_n13\_n OF2016\_n010003\_n012020\_n4B1010SD\_n3132003\_nHS4Fh6

T<sub>n</sub> 001036, ID<sub>n</sub> BH10, BH00, BH01, 75101000, E32019, 332PFA, DB2013, A004,  
332PFA, DB2013, A004, 332008, 570003, B850

Tn001053, IDn3B2FEA, 13H000, HF000, PIn BH10, 77H000, E32011, 332FFA,  
S3L003, DF2008, B850

T<sub>1</sub> 001070~071 3B2F6F~4F0000~05

EAN 000000

## loading into memory

1. Generate the complete object program for the following assembly level program.

CLEAR - BH, LDA - 00, LDB - 68, ADD - 18, TIX - 2C,  
JLT - 38 STA - 0C

JLT - 38 STA - 0C

PASS-I	LENGTH	LABEL	OPCODE	OPERAND	PASS-II
0000		SUM	START	0	
0000	2		CLEAR	X	BH10
0002	3		LDA	#0	010000
0005	4		+LDB	#TOTAL	69101789
			BASE	TOTAL	.
0009	3	LOOP	ADD	TABLE,X	1BA00P
000C	3		TIX	COUNT	2F2007
000F	3		JLT	LOOP	3F2FF7
0012	4		+STA	TOTAL	0F101789
0016	3	COUNT	RESW	1	
0019	1770	TABLE	RESW	2000 (1770)H	
1789	3	TOTAL	RESW	1	
178C			END	FIRST	

$$\text{RESW } 2000 \Rightarrow 2000 \times 3 = (\text{6000})_{\text{bytes}} = (1770)_{\text{H}}$$

$$\therefore 0019 + 1770 = 1789$$

$$\text{Program Length} = 178C - 0000 = 178C$$


1) 0000 CLEAR X (Register-to-Register)

⇒ directly opcode with register numbers

⇒ BH10


2) 0002 LDA #0 ⇒ Immediate Addressing

$$\text{disp} = 000$$



3) 0005 + HDB #TOTAL ⇒ Extended & Immediate - Format h  
with PC relative + immediate


$$\begin{aligned}\text{disp} &= \text{oprandaddrw} \\ &= 1789\end{aligned}$$



4) 0009 LOOP ADD TABLE,X ⇒ indexed with PC relative


$$TA = PC + \text{disp}$$

$$\begin{aligned}\text{disp} &= TA - PC \\ &= 0019 - 000C = 00D\end{aligned}$$



5) 000C TIX COUNT ⇒ Format - 3

$$\text{disp} = 0016 - 000F = 007$$




6) 000F JLT LOOP  $\Rightarrow$  Format-3 PC relative

$$\text{disp} = TA - PC$$

$$= 0009 - 0012 = FF7$$


$\xrightarrow[\text{range}]{\text{within}}$   $-2048 \leq FF7 \leq 2047$



$$3 \quad B \quad 2 \quad FF7 \Rightarrow 3F2FF7$$

7) 0012 + STA TOTAL  $\Rightarrow$  Format 4

$$\text{disp} = \text{operand value} = 1789$$



$$0 \quad F \quad 101789 \Rightarrow OF101789$$

object program (Pass-2)

H, sum  $\sim$  0000,  $\sim$  00178C

T, 000000  $\wedge$  16  $\wedge$  BH10  $\wedge$  010000, 69101789  $\wedge$  1BA00D  $\wedge$  2F2009  $\wedge$  3F2FF7, OF101789

E, 000000

SYM TAB  $\rightarrow$   
(Pass-1)

SYMBOL NAME	VALUE
LOOP	0009
COUNT	0016
TABLE	0019
TOTAL	1789

2. Generate the complete object program for the following assembly level program. Also indicate the contents of symbol table at the end. Assume standard SIC model and assume the following code codes in HEX

LDA = 00              STA = 0C              TIX = 2C              JLT = 38  
 LDX = 0h              ADD = 18              RSUB = hc

LOCCTR (PACs-1)	LENGTH	LABEL	OPCODE	OPERAND	OBJECT CODE
		SUM	START	4000	
4000	3	FIRST	LDX	ZERO	0H5788
4003	3		LDA	ZERO	005788
4006	3	LOOP	ADD	TABLE,X	18C015
4009	3		TIX	COUNT	2C5785
400C	3		JLT	LOOP	38400B
400F	3		STA	TOTAL	0C578B
4012	3		RSUB		hc0000
4015	1770	TABLE	RESLO	2000 (1770)H	
5785	3	COUNT	RESLO	1	
5788	3	ZERO	WORD	0	000000
578B	3	TOTAL	RESLO	1	
578E			END	FIRST	

$$\text{Program length} = \text{END address} - \text{Starting address}$$


$$= 578E - 4000 = 178E$$

→ since it is SIC program, we have two addressing mode

- direct addressing ( $a=0$ )
- indexed addressing ( $a=i$ )

三

- , so directly put opode with operand address




1) NOOO FIRST LDN ZERO



$\Rightarrow 0h5788$

2) ADD 4006 8 TABLE, X  $\Rightarrow$  indexed addressing



18  $\overset{\curvearrowleft}{c}$  015  $\Rightarrow$  18015

## SYMTAB

NAME	VALUE
FIRST	1000
LOOP	1006
TABLE	1015
COUNT	5785
ZERO	5788
TOTAL	578B

object program

H<sub>n</sub> sum  $\sum_{n=0}^{100} H(n) \approx 0.00178E$

TA 00H000, 15, 045788, 005728, 18C015, 2C5785, 38H006, 0C578B, H0000

T 005788 n 03 n 000000

EAN 004000

## LOADING INTO MAIN MEMORY

3. Generate the object code for each statement in the following SIC/XE program and generate the object program for the same.

LOCCTR	LENGTH	LABEL	OPCODE	OPERAND	OBJECT-CODE
		SUM	START	0	
0000	3	FIRST	LDX	#0	050000
0003	3		LDA	#0	010000
0006	4		+LDB	# TABLE2	69101790
			BASE	TABLE2	
000A	3	LOOP	ADD	TABLE, X	1BA013
000D	3		ADD	TABLE2, X	1BC000
0010	3		TIx	COUNT	2F200A
0013	3		JLT	LOOP	3B2FFH
0016	4		+STA	TOTAL	0F102F00
001A	3		RSUB		HF0000
001D	3	COUNT	RESLO	1	
0020	1770	TABLE	RESLO	2000 (1770)H	
1790	1770	TABLE2	RESLO	2000 (1770)H	
2F00	3	TOTAL	RESLO	1	
2FD3		END	FIRST		

$$LDX = 0h$$

$$LDB = 68$$

$$TIx = 2C$$

$$STA = OC$$

$$LDA = 00$$

$$ADD = 18$$

$$JLT = 38$$

$$RSUB = HC$$

→ keep assigning the length for each instruction  
based on

- (i) 1<sup>st</sup> operand is memory address — 3 bytes
- (ii) 1<sup>st</sup> operand is register — 2 bytes
- (iii) + (extended format) — n bytes

→ Find the LOCCTR value ; Program length = 8F03 - 0000  
= 2F03


→ Create SYMTAB

Name	Value
FIRST	0000
LOOP	000A
COUNT	001D
TABLE	0020
TABLES	1790
TOTAL	2F00

→ object code for each instruction


1) 0000 FIRST LDX #0 → immediate addressing

$$\text{disp} = 000$$



2) 0003 LDA #0 → immediate addressing

$$\text{disp} = 000$$




3) 0006 + LDB #TABLE2 → Extended + immediate 26

$$TA = PC + disp$$

$$disp = TA - PC = 1790 - 000A$$


$$disp = \underset{\text{Target}}{\text{address}} = \underset{20\text{bit}}{\underline{01790}}$$



4) 000A LOOP ADD TABLE, X → Indirect + PC relative

$$TA = PC + disp$$

$$disp = TA - PC = 0020 - 000D = 0013$$



5) 000D ADD TABLE2, X → Indirect + base relative

( $\because$  TABLE2 is stored in base register)

Initially we can try for PC-relative & check out whether displacement is within the range.


$$disp = TA - PC$$

$$= 1790 - 0010 = (1780)_{10} \geq (6016)_H > (2047)_H$$

$\therefore$  go for base relative


$$disp = TA - B \text{ (look for address of TABLE2 in SYMTAB)}$$

$$= 1790 - 1790 = 0000$$




6) 0010  $\frac{JX}{22}$  COUNT  $\rightarrow$  PC relative

$$\text{disp} = TA - PC = 001D - 0013 = 000A$$




7) 0013  $\frac{JX}{38}$  LOOP  $\rightarrow$  PC relative

$$\text{disp} = TA - PC = 000A - 0016 = FFh$$




8) 0016 + STA  $\frac{OC}{OC}$  TOTAL  $\rightarrow$  Extended (Format 4)

$$\text{disp} = \text{addressing TOTAL} = 2F00$$



9) RSUB 001A RSUB  
 $\Rightarrow$  no operand  $\therefore$  no displacement



→ Object program

H<sub>n</sub> sum & 000000 & 002F03

Tr 000000, ID n050000, 010000, 69101790, 1BA013, 1BC000, 2F200A, 3B2FFh  
n OF1D2F00, hF0000

EN 000000

→ loader loads into memory

A Generate the machine code for the following SIC/XE program

Given JSUB = A0, LDA = 80, LDX = 60, STA = 50, COMP = 90,

RSUB = HC JEB = B0, J = B8

LOCCTR	LENGTH	LABEL	OPCODE	OPERAND	OIB JBCD CODE
		COPY	START	1000	
1000	4	CLoop	+JSUB	RDREC	
	3		LDA	LENGTH	
	3		COMP	ZERO	
	3		JEB	EXIT	
	3		J	CLoop	
	3	EXIT	STA	BUFFER	
	3		LDA	THREE	
	3		STA	TOTAL LENGTH	
	3		RSUB		
		BUFFER	RESLO	100	
	3	EOF	BYTG	C EDF	
	3	ZERO	WORD	0	
	9	THREE	WORD	3	
	3	LENGTH	RESW	1	
	3	TOTAL LENGTH	RESW	1	
	3	RDREC	LDX	ZERO	

2.2.2. Program Relocation  
 Q) Absolute Assembly program is one which executes properly, only if program is loaded from specified location.

Ex:- All SIC programs are absolute assembly program

Consider the SIC program

			START	1000	
5	1000	COPY			
10	1000	FIRST	STL	REIADDR	1H1033
15	1003	LOOP	TSUB	RDREC	H82039
		:			
		LDA		THREE	00102D
55	101B				
		:			
85	102D	THREE	WORD	3	000003

- Here program is loaded at address 1000.
- Line no. 55 specifies that the register A is to be loaded from memory address 102D (object code).
- Suppose we attempt to load and execute the program at address 2000 instead of address 1000, the address 102D will not contain the value that we expected, as it might be part of some other user's program.
- Obviously we need to make some change in the address portion of this instruction so we can load and execute the program at address 2000.

- At the same time, there are statements like line no. 85. which generate a constant 3, that should remain the same regardless of where the program is loaded.
  - From the object code, we can't it is not possible to tell which values represent addresses and which represent constant data items.
  - This is all because the assembler does not know the actual location where the program will be loaded till load time. ∴ It cannot make the necessary changes required.
  - Only parts of the program that require modification at load time are those that specify direct addresses.
- This is achieved through relocatable program for SIC/XE machine.)

### 9.2.2. Program Relocation

Program relocation is a process of modifying the addresses used in address sensitive instructions of a program such that program can execute correctly from allocated memory area. It is often needed to have more than one program at some time, sharing the memory and other resources of the machine. Because of this, it is necessary to load a program into memory whenever it is available. Hence relocation of the addresses in the program is required and this will be done during loading time. Assembler only indicates those instructions which need modification and this information is passed to loader.

The Assembler solves the relocation problem as follows:

- keeping track of operand addresses relative to start of a program
- generating commands for loader which add the beginning address to operand relative address

The An object program that contains the information necessary to perform this kind of modification is called a "relocatable program". We can accomplish this with a modification record as follows

## modification Record

col. 1 m

col 2-7 starting location of the address field to be modified, relative to the beginning of the program

col 8-9 Length of the address field to be modified, in half-bytes (hexadecimal).

→ The length is stored in half-bytes (rather than bytes) because the address field to be modified may not occupy an integral number of bytes.  
Ex: 20 bits = 5 half-bytes




→ The starting location is the location of the byte containing the leftmost bits of the address field to be modified. If this field occupies an odd number of half-bytes, it is assumed to begin in the middle of the first byte at the starting location.

Ex:- SIC/XE program

36

5	0000	COPY	START		
10	0000	FIRST	STL	RETADR	17202D
12	0003		LDB	#LENGTH	69202D
13			BASE	LENGTH	
15	0006	CLOOP	+JSUB	RDREC	HB101036
			:	:	
35	0013		+JSUB	WRREC	AB10105D
40	0017		+	CLOOP	3E2FEC
			:	:	
65	0026		+JSUB	WRREC	HB10105D
			:	:	
100	0036	BUFFER	RESB	4096	
			:	:	
125	1036		RDREC	CLEAR X	BH10

program is loaded at address 0000




(a)

(b)

(c)

Rq:- Example for program relocation

- JSUB instruction at loc 15 is loaded at address 0006.
- The address field contains 01036. (address of RDREC)
- is 0006 + JSUB RDREC HB101036
- Suppose we want to load this program beginning at address 5000, as shown in fig (b), the address of instruction labeled RDREC will be 6036.
- Likewise if we load at 7H20 as in fig (c), then address of RDREC will be HB108456.
- It means, irrespective of the starting address loaded, RDREC is always 1036 by the part of the starting address of the program. This is the reason we initialized the location counter to 0. (i.e relative to the starting address)



$m_1000007_{10}^05$

Note: 05 because it is 20 bits address  $\Rightarrow$  05 half bytes  
 $\downarrow$   
 $05 \times 4 = 20$  bits

Actually at location 0007, first half byte is part of flag bits x, b, p, e. But length 05 tells loader to modify only last 5 half bytes. Hence instruction HB1 remains unchanged.

Relocation for instruction of line 35 and 65

35 0013

+ JSUB

CORREC

HB10105D

65 0026

+ JSUB

CORREC

HB10105D

$m_n 000014_{h} 05$  &  $m_n 000027_{h} 05$

→ If we add 5000 then address should be

$$\begin{array}{r} \text{HB1} | 01036 \\ + 5000 \\ \hline \text{HB1} | 06036 \\ + 7H20 \end{array}$$

$$\begin{array}{r} \text{HB1} | 01036 \\ + 7H20 - \text{relocatable address} \\ \hline \text{HB1} | 08456 \end{array}$$

→ Some instructions like  
 CLEAR S } do not need modification :: operand is  
 LDA #3 } not a memory address.

→ 10 STL RETADR : do not need modification ::  
 operand is specified using program-counter relative or  
 base-relative addressing. Here the displacement is  
 always 02B. Irrespective of location of program loaded,  
 it is always 2D bytes away from the STL instruction.  
 LENGTH and BUFFER

→ The ~~to~~ distance between  
 will always be 3 bytes.

The object program is rewritten as (Fig. 2.6)

## 2.3 Machine Independent Assembler Features

→ machine independent means some assembler features that are not closely related to machine architecture.

This section includes

- 2.3.1 → The implementation of literals within an assembler
- 2.3.2 → Two assembler directives EQU and ORG used to define the symbols
- 2.3.3 → Use of expressions in assembler language statements
- 2.3.4 → Implementation of program blocks
- 2.3.5 → Implementation of control sections

### 2.3.1 Literals

→ Constant operand can be specified as a part of the instruction that uses it, instead of using a label which is defined as constant elsewhere. Such an operand is called a literal because the value is stated "literally" in the instruction

Ex:- { h5 001A ENDFIL LDB EOF  
      :                      || Label  
      80 002D EDF BYTE C 'EDF' h5UFh6 }

↓ can be written as

{ 45 001A ENDFIL LDA = C 'EDF' 032010  
      :  
      \*                      LTORG  
                            = C 'EOF'  
                            h5UFh6 }

The object code generated for line 45, 215 and 230 in fig 2.6 and fig. 2.10 are identical.

(i) 45 001A ENDFIL LDA = c 'EOF' 032010

opcode	n	r	x	b	p	e	disp.
0000 00	1	1	0	0	1	0	0000 0001 0000

$$\begin{aligned} \text{disp} &= \text{opaddr} - \text{pc} & \text{TA} &= (\text{pc}) + \text{disp} \\ &= 002D - 001D = 01D \end{aligned}$$

$\Rightarrow 032010$

(ii) 215 1062 WLOOP TD = X '05' E32011

$$TD = EO$$

$$\begin{aligned} \text{disp} &= \text{opaddress} - \text{pc} \\ &= 1076 - 1065 = 011 \end{aligned}$$

1110 00	1	1	0	0	1	0	0000	0001 0001
E	3		2	0	1	1		

(iii) 230 106B WD = X '05' DF2008

:

$$1076 \rightarrow \text{X}'05'$$

$$WD = DC$$

$$\text{disp} = \text{opaddr} - \text{pc} = 1076 - 106E = 008$$

1101	11	n	p	x	b	p	e	0000 0000 1000
D	C		2		0	0	8	

Line	Source statement		
5	COPY	START	0
10	FIRST	STL	RETADR
13		LDB	#LENGTH
14		BASE	LENGTH
15	CLOOP	+JSUB	RDREC
20		LDA	LENGTH
25		COMP	#0
30		JEQ	ENDFIL
35		+JSUB	WRREC
40		J	CLOOP
45	ENDFIL	LDA	=C'EOF'
50		STA	BUFFER
55		LDA	#3
60		STA	LENGTH
65		+JSUB	WRREC
70		J	@RETADR
93		LTORG	→ Origin of Global
95	RETADR	RESW	1
100	LENGTH	RESW	1
105	BUFFER	RESB	4096
106	BUFEND	EQU	*
107	MAXLEN	EQU	BUFEND-BUFFER
110	.		MAXIMUM RECORD LENGTH
115	.		SUBROUTINE TO READ RECORD INTO BUFFER
120	.		
125	RDREC	CLEAR	X
130		CLEAR	A
132		CLEAR	S
133		+LDT	#MAXLEN
135	RLOOP	TD	INPUT
140		JEQ	RLOOP
145		RD	INPUT
150		COMPR	A, S
155		JEQ	EXIT
160		STCH	BUFFER, X
165		TIXR	T
170		JLT	RLOOP
175	EXIT	STX	LENGTH
180		RSUB	
185	INPUT	BYTE	X'F1'
195	.		SUBROUTINE TO WRITE RECORD FROM BUFFER
200	.		
210	WRREC	CLEAR	X
212		LDT	LENGTH
215	WLOOP	TD	=X'05'
220		JEQ	WLOOP
225		LDCH	BUFFER, X
230		WD	=X'05'
235		TIXR	T
240		JLT	WLOOP
245		RSUB	
255		END	FIRST

Figure 2.9 Program demonstrating additional assembler features.

Line	Loc	Source statement			Object code
5	0000	COPY	START	0	
10	0000	FIRST	STL	RETADR	17202D
13	0003		LDB	#LENGTH	69202D
14			BASE	LENGTH	
15	0006	CLOOP	+JSUB	RDREC	4B101036
20	000A		LDA	LENGTH	032026
25	000D		COMP	#0	290000
30	0010		JEQ	ENDFIL	332007
35	0013		+JSUB	WRREC	4B10105D
40	0017		J	CLOOP	3F2FEC
45	001A	ENDFIL	LDA	=C'EOF'	032010
50	001D		STA	BUFFER	0F2016
55	0020		LDA	#3	010003
60	0023		STA	LENGTH	0F200D
65	0026		+JSUB	WRREC	4B10105D
70	002A		J	@RETADR	3E2003
93			LTORG		
	002D	*	=C'EOF'		454F46
95	0030	RETADR	RESW	1	
100	0033	LENGTH	RESW	1	
105	0036	BUFFER	RESB	4096	
106	1036	BUFEND	EQU	*	
107	1000	MAXLEN	EQU	BUFEND-BUFFER	
110					
115			SUBROUTINE TO READ RECORD INTO BUFFER		
120					
125	1036	RDREC	CLEAR	X	B410
130	1038		CLEAR	A	B400
132	103A		CLEAR	S	B440
133	103C		+LDT	#MAXLEN	75101000
135	1040	RLOOP	TD	INPUT	E32019
140	1043		JEQ	RLOOP	332FFA
145	1046		RD	INPUT	DB2013
150	1049		COMPR	A, S	A004
155	104B		JEQ	EXIT	332008
160	104E		STCH	BUFFER, X	57C003
165	1051		TIXR	T	B850
170	1053		JLT	RLOOP	3B2FEA
175	1056	EXIT	STX	LENGTH	134000
180	1059		RSUB		4F0000
185	105C	INPUT	BYTE	X'F1'	F1
195					
200			SUBROUTINE TO WRITE RECORD FROM BUFFER		
205					
210	105D	WRREC	CLEAR	X	B410
212	105F		LDT	LENGTH	774000
215	1062	WLOOP	TD	=X'05'	E32011
220	1065		JEQ	WLOOP	332FFA
225	1068		LDCH	BUFFER, X	53C003
230	106B		WD	=X'05'	DF2008
235	106E		TIXR	T	B850
240	1070		JLT	WLOOP	3B2FEF
245	1073		RSUB		4F0000
255			END	FIRST	
	1076	*	=X'05'		05

Figure 2.10 Program from Fig. 2.9 with object code.

## Literal Pool::

- All the literal operands used in a program are gathered together into one or more literal pools.
  - Normally literals are placed onto a pool at the end of the program, which shows the assigned addresses and the generated data values.
  - The drawback of keeping literal pool at the end of the program is because the operand is too far away from the instruction referencing it and requires a large amount of storage reservation for the buffer too.
  - To avoid this we use an assembler directive LTORG (ORIGIN OF LITERALS) which instructs the assembler to assemble the current literals pool immediately.
  - When the assembler encounters a LTORG statement, it creates a literal pool that contains all of the literal operands used since the previous LTORG (or the beginning of the program), i.e., keep the literal operand close to the instruction.
  - Some literal may be used more than once in the program i.e., duplicate literals, but it stores only one copy of the specified data value.
- Ex.:  $\text{d15} \quad 1062 \quad \text{WLOOP} \quad \text{TD} = \text{x}'05'$   
 $\text{d30} \quad 106B \quad \text{WDP} = \text{x}'05'$

→ Apart from one copy of data value, it stores only one data area with this value generated. Both instructions refer to the same address in the literal pool for their operand.

→ There are two ways of recognizing the duplicate literals.

(a) Compare the character strings defining them.  
Same literal name with different value.

Ex: X '0s'

(b) Compare the generated data value. This is better but increases the complexity of the assembler.

Ex: = C'EDF' and = X'454FH6'

→ The problem of using character strings to recognize duplicate literals is, as we see '\*' denotes a literal refers to the current value of program counter after line no. 93. There may be some literals that have the same name but different values, for example the statements

BASE \* → ①

LDB = \* → ②

① → loads the beginning address of the program into register B. This value will be available later for base relative addressing.

\* → It causes a problem if we use at line no. 13

i.e. 13 0003 LDB = \* 692003

it specifies an operand with value 0003.

55 0020 LDA = \* 010020

i.e. literal operands have identical names but they have different values and both must appear in the literal pool.

\* → The same problem arises if a literal refers to any other item whose value changes between one point in the program and another.

→ The datastructure used to store literal operands is

literal table LITTAB

→ Literal Table (LITTAB) : It is a hashtable using literal name or value as the key.

- ~~contains~~ ↳ literal name
- ↳ operand value
- ↳ operand length
- ↳ address assigned

NAME	OPERAND VALUE	LENGTH	ADDRESS
= c 'EOF'	EOF	03	002D
= x '05'	05	01	1076

pass-1

→ Build LITTAB with literal name, operand value and length, leaving the address unassigned.

→ when LTORG statement is encountered, assign an address to each literal not yet assigned an address. Along with this, location counter is updated to reflect the number of bytes occupied by each literal.

Pass - 2

- Search LITTAB for each literal operand encountered to generate respective object code
- Generate data values using BYTE or WORD statements
- Generate modification record for literals that represent an address in the program.

Difference between literal and an immediate operand

Literal (=)

Immediate operand (#)

1. Literal is an assemble directive
2. The assembler generates the specified value as a constant at some other memory location. The address of this generated constant is used as target address for machine instruction.
3. Architectural support is required

4. very slow since values are obtained from data memory
5. capable of storing large data

Immediate is a machine recognizable data

2. Here value is assembled as part of machine instruction.

Architectural support not required

faster than literal : data is within the instruction

can't store larger data if fullword is opcode, registers

Ex: `LDA #3 01000000`

### 3.3.2 Symbol-defining statements

most assemblers provide an assembler directive that allows the programmer to define symbols and specify their values.

The assembler directives are a) EQU b) ORG

#### a) EQU (Equate)

→ allows the programmer to define symbols (i.e. enters it into SYMTAB) and assigns to it the specified value.

syntax: symbol EQU value

constant  
expression  
previously defined symbol

→ The value may be

- (i) constant
- (ii) An expression involving constant
- (iii) previously defined symbols.

→ Use of EQU

▷ To establish symbolic names that can be used for improved readability in place of numeric value.

Ex:- +LDT #4096 ; load the value 4096 into reg.T

↓ replace with

MAXLEN EQU 4096

+LDT MAXLEN

→ when assembler encounters the EQU statement, it enters MAXLEN to SYMTAB with value 4096.

- During assembly of LDT instruction, the assembler searches the symbols for the MAXLEN symbols and uses its value as the operand in the instruction.
- The advantage of doing so is if we want to change the value  $\#096$  to some other value, we need to change in only one place instead of searching or scanning through the program for  $\#096$  for the replacement. (required change)  $\Rightarrow \#define$  in C

2) To define mnemonic name for registers.

Ex:

A	EWU	0
X	EWU	1
L	EWU	2

→ The symbols A, X, L have to be entered into SYMTAB with their corresponding value 0, 1, 2.

→ instruction RMO A,X searches the SYMTAB for A and X and their values to assemble the instruction

3) To reflect the logical function of the registers

Ex:

BASE	EWU	R1
COUNT	EWU	R2
INDEX	EWU	R3

→ implicit Register R1 is used as base register, R2 as program counter, R3 as index registers etc

→ Forward reference is not allowed in ~~EWU~~ ie all terms in the value field must have been defined previously during pass-1

Ex:

ALPHA	RISW	1	} Allowed
RISTA	RDI	ALPHA	

BETA EWU ALPHA } not allowed  
ALPHA RISW 1 } allowed

b) ORG (origin)

→ Assembler directive used to indirectly assign value to symbols.

→ syntax :

ORG value

→ value can be

(i) constant

(ii) expression involving constant

(iii) Previously defined symbols

→ when ORG is encountered, the assembler sets its LOCCTR to the specified value.

→ Location counter is used to control assignment of storage in the object program. Hence altering its value would result in an incorrect assembly.

∴ the directive should be minimum used.

→ The ORG statement will affect the values of all labels defined until the next ORG.

→ If the previous value of LOCCTR is automatically remembered, then we can return to the normal

use of LOCCTR just by writing

ORG

→ Example: To define a symbol table with the following structure.

→ symbol table with the given structure

SYMBOL	VALUE	FLAGS

6 bytes      3 bytes      2 bytes  
(1 word)


- ↳ SYMBOL field contains user defined symbols.
- ↳ VALUE field represents the value assigned to the symbol.
- ↳ FLAG field specifies symbol type and other information.
- ↳ The space for this table is reserved as

STAB1      R13SB      1100 ;  $\underbrace{100}_{\text{entry}} \times \underbrace{11}_{\text{each entry}} = 1100$

- ↳ we can access the label entries in two ways
  - ↳ (Usage of EQU and ORG)
  - ↳ using EQU  $\Rightarrow$
- | SYMBOL | EQU | STAB                      |
|--------|-----|---------------------------|
| VALUE  | EQU | $\boxed{\text{STAB} + 6}$ |
| FLAGS  | EQU | $\boxed{\text{STAB} + 9}$ |
- offset from STAB

- (i) To fetch the value field,  
LDA VALUE, X ; where  $X = 0, 1, 2, \dots$  for each entry
- ↳ index register

- \* (ii) This method of definition simply defines the labels, it does not make the structure of the table as clear as it might be.
- (iii) Therefore we make use of ORG.



- (i) The first ORG sets the location counter to the value of STAB
- (ii) RESB statement defines SYMBOL to have the current value in LOCCTR
- (iii) LOCCTR is then advanced, so the label on RESLO statement assigns to VALUE to address (STAB+6) and then advanced to assign to (STAB+9).  
FLAGS to address (STAB+9).
- (iv) The last ORG statement sets LOCCTR back to its previous value, which is the address of the next unassigned byte of memory after the table STAB.

→ Forward reference is not allowed in ORG.  
ie all symbols used to specify the new location counter value have to be previously defined.

→ Example :

ORG ALPHA

BYTE1	RESB	1
BYTE2	RESB	1

BYTE3 RESB 1

ORG

ALPHA RESB 1

↳ cannot proceed ∵ the assembler does not know what value has to be assigned to the location counter in response to the first ORG statement  
The symbols BYTE1, BYTE2, BYTE3 are not assigned addresses during part.

↳ It has to be written as

ALPHA RESB 1

ORG ALPHA

BYTE1 RESB 1

BYTE2 RESB 1

BYTE3 RESB 1

ORG .

### 2.3.3. Expressions

- The assembler allows the use of expressions as operand.
- It calculates the expression and produces a single operand address or value.
- The expression consists of
  - (i) operators : + - \* / (division is usually defined to produce an integer value)
  - (ii) Individual terms : constants, user-defined symbols, special terms like \* (current value of the location counter).

Eg:-	MAXLEN	EBU	BUFSIZE - BUFFER
	STAB	RESB	$(6+3+1) * MAX$
	BUFSIZE	EBU	*

- The values of terms can be absolute (independent of program location) such as constants or relative (to the beginning of the program) such as Address labels, data areas, references to the location counter value.

- Expressions are classified as
  - (i) Absolute Expressions } based on type of value produced.
  - (ii) Relative Expressions }

### (i) Absolute Expressions :

- ↳ Absolute means independent of program location and contains absolute terms like constants
- ↳ It may also contain relative terms provided the relative terms occur in pair and the terms in each such pair have opposite signs.
- ↳ It is not necessary that the paired terms be adjacent to each other in the expression however, all relative terms must be capable of being paired in this way.
- ↳ None of the relative terms may enter into a multiplication or division operation.

### (ii) Relative Expressions :

- ↳ Relative means relative to the beginning of the program, such as labels on the instructions, data areas, reference to the location counter value.
- ↳ Here, all of the relative terms except one can be paired as in absolute expressions and the remaining unpaired relative term must have a positive sign.
- ↳ no relative terms may enter into a multiplication or division operation.

Note: If either of absolute expression or relative expression do not meet the conditions, they are flagged as errors.

- A relative term or expression represents some value which is written as  $(s+r)$
- $s$  = starting address of the program
  - $r$  = value of term or expression relative to the starting address.

Ex: (1) MAXLEN EDV BUFEND - BUFFER

↳ both BUFEND and BUFFER are relative terms representing an address within the program. The expression represents an absolute value.

## (2) Illegal Expressions

BUFEND + BUFFER ;	no opposite signs
100 - BUFFER ;	both are not relative terms
3 * BUFFER ;	* can't be used

- Type of expression is determined by keeping track of symbol types in the program. This is done by adding a flag (R or A) in the SYMTAB for each symbol defined.

Ex:

Symbol	Type	Value
RETADR	R	0030
BUFEER	R	0036
BUFEEND	R	1036
MAXLEN	A	1000

} two symbols  
of fg 8.10

## 2.3.4 Program Blocks

41

- Till now, we have seen that the program being assembled was treated as a single unit, even though it had subroutine, data areas etc resulting in a single block of object code.
- Within this object code (program) the generated machine instructions and data appeared in the same order as they were written in the source program.
- But sometimes it is required to logically rearrange the statements of the source program so that the large buffer area can be moved to the end of object program, no need of using extended instruction format, the base register usage is not required, the problem of placing literals in program has to be more flexible etc.
- All these are achieved through some of the assembler features such as program blocks and control sections.

\* → Program blocks: Allows the generated machine instructions and data to appear in the object program in a different order from the corresponding source statement.

or

Program blocks are segments of code that are rearranged within a single object program unit.

Assembler Directive : USE

Syntax : USE BLOCKNAME

Fig. 3.11 shows the ~~source~~ program with program block.

→ There are three blocks in the program

(i) Unnamed program block contains the executable instructions of the program

(ii) CODATA program block contains all data areas that consists of <sup>few</sup> longer block of memory i.e few words or less in length

(iii) CBLKS program block contains all data areas that consists of longer blocks of memory.

→ At the beginning, statements are assumed to be part of the unnamed (default) block. If no USE statements are included, the entire program belongs to this single block.

→ USE on line 92 indicates the beginning of CODATA block

→ USE on line 103 indicates the beginning of CBLKS block

→ USE on line 123 returns the default block

\* → Each program block may contain several separate segments of the source program but assembler will logically rearrange their segments to gather together the pieces of each block and assign address.

→ Program readability is better if data areas are placed in the source program close to the statements that reference them.

The assembler accomplishes this logical rearrangement of code by maintaining during pass-1 and pass-2

### (i) Pass-1:


Fig 2.12(b) shows the pass-1 of program blocks

- A separate location counter for each program block is assigned and is assigned to ZERO when a program block begins
  - ↳ Saving and Restoring the current value of LOCCTR occurs when switching between blocks
  - ↳ Each label is assigned an address relative to the start of the block.
  - ↳ stores the block name and number in the SYMTAB along with the assigned relative address of the label.
  - ↳ At the end of pass-1, indicate the block length as the latest value of LOCCTR for each block.
  - ↳ constructs a table which contains the starting address and length for all blocks.
  - ↳ Assembler assigns to each block a starting address in the object program (beginning with relative location 0).
- ↓  
latest value of LC

Block Name	Block Number	Address	Length
default	0	0000	0066
CDATA	1	0066	000B
CRILKs	2	0071	1000

$0063 + 0003 = 0066$   
 $0066 + 000B = 0071$   
 $1071 - 0071 = 1000$

- ↳ Flag is also added in this table



ii) Pass 2 :

→ calculates the address for each symbol relative to the start of the object program (not the start of an individual program block) by adding

- (i) The location of the symbol relative to the start of its block (from symtab)
- (ii) The starting address of this block.

Example

			LDA	LENGTH
20	0006	0		
:				
92	0000	1	USE	CDATA
100	0003	1	LENGTH	RESW

→ The value of the operand LENGTH is 0003 relative to block 1 (CDATA)

∴ address =  $0003 + 0066 = 0069$  relative to program (TA) when this instruction is executed

Line	Loc/Block	Source statement		Object code	
5	0000 0	COPY	START	0	
10	0000 0	FIRST	STL	RETADR	172063
15	0003 0	CLOOP	JSUB	RDREC	4B2021
20	0006 0		LDA	LENGTH	032060
25	0009 0		COMP	#0	290000
30	000C 0		JEQ	ENDFIL	332006
35	000F 0		JSUB	WRREC	4B203B
40	0012 0		J	CLOOP	3F2FEE
45	0015 0	ENDFIL	LDA	=C'EOF'	032055
50	0018 0		STA	BUFFER	0F2056
55	001B 0		LDA	#3	010003
60	001E 0		STA	LENGTH	0F2048
65	0021 0		JSUB	WRREC	4B2029
70	0024 0		J	@RETADR	3E203F
92	0000 1		USE	CDATA	
95	0000 1	RETADR	RESW	1	$\rightarrow 0066 + 0000 = 0066$ ; Block 1
100	0003 1	LENGTH	RESW	1	$\rightarrow 0066 + 0003 = 0069$
103	0000 2		USE	CBLKS	
105	0000 2	1000 BUFFER	RESB	4096	$\rightarrow 0066 + 0008 + 0000 = 0071$
106	1000 2	BUFEND	EQU	*	
107	1000	MAXLEN	EQU	BUFEND-BUFFER	1000 - 0000 = 1000
110					
115				SUBROUTINE TO READ RECORD INTO BUFFER	
120					
123	0027 0		USE		
125	0027 0	2 RDREC	CLEAR	X	B410
130	0029 0	2	CLEAR	A	B400
132	002B 0	2	CLEAR	S	B440
133	002D 0	H	+LDT	#MAXLEN	75101000
135	0031 0	3 RLOOP	TD	INPUT	E32038
140	0034 0	3	JEQ	RLOOP	332FFA
145	0037 0	3	RD	INPUT	DB2032
150	003A 0	2	COMPR	A, S	A004
155	003C 0	3	JEQ	EXIT	332008
160	003F 0	3	STCH	BUFFER, X	57A02F
165	0042 0	2	TIXR	T	B850
170	0044 0	3	JLT	RLOOP	3B2FEA
175	0047 0	3 EXIT	STX	LENGTH	13201F
180	004A 0	3	RSUB		4F0000
183	0006 1		USE	CDATA	
185	0006 1	1 INPUT	BYTE	X'F1'	F1
195				SUBROUTINE TO WRITE RECORD FROM BUFFER	
200					
205					
208	004D 0		USE		
210	004D 0	2 WRREC	CLEAR	X	B410
212	004F 0	3	LDT	LENGTH	772017
215	0052 0	3 WLOOP	TD	=X'05'	E3201B
220	0055 0	3	JEQ	WLOOP	332FFA
225	0058 0	3	LDCH	BUFFER, X	53A016
230	005B 0	3	WD	=X'05'	DF2012
235	005E 0	2	TIXR	T	B850
240	0060 0	3	JLT	WLOOP	3B2FEF
245	0063 0	3	RSUB		4F0000
252	0007 1		USE	CDATA	
253	0007 1	*	LTORG		
	0007 1	*	=C'EOF'		$454F46 = 006D$
	000A 1	*	=X'05'		05
255			END	FIRST	
					$\rightarrow 0066 + 000A = 0070$

Figure 2.12(a) Program from Fig. 2.11 with object code.

Line	Source statement			
5	COPY	START	0	COPY FILE FROM INPUT TO OUTPUT
10	FIRST	STL	RETADR	SAVE RETURN ADDRESS
15	CLOOP	JSUB	RDREC	READ INPUT RECORD
20		LDA	LENGTH	TEST FOR EOF (LENGTH = 0)
25		COMP	#0	
30		JEQ	ENDFIL	EXIT IF EOF FOUND
35		JSUB	WRREC	WRITE OUTPUT RECORD
40		J	CLOOP	LOOP
45	ENDFIL	LDA	=C'EOF'	INSERT END OF FILE MARKER
50		STA	BUFFER	
55		LDA	#3	SET LENGTH = 3
60		STA	LENGTH	
65		JSUB	NRREC	WRITE EOF
70		J	@RETADR	RETURN TO CALLER
75		USE	CDATA	
80		RETADR	RESW	1
85	LENGTH	RESW	1	LENGTH OF RECORD
90		USE	CBLKS	
95	BUFFER	RESB	4096	4096-BYTE BUFFER AREA
100	BUFEND	EQU	*	FIRST LOCATION AFTER BUFFER
105	MAXLEN	EQU	BUFEND-BUFFER	MAXIMUM RECORD LENGTH
110				
115				SUBROUTINE TO READ RECORD INTO BUFFER
120				
125		USE		
130	RDREC	CLEAR	X	CLEAR LOOP COUNTER
135		CLEAR	A	CLEAR A TO ZERO
140		CLEAR	S	CLEAR S TO ZERO
145		+LDT	#MAXLEN	
150	RLOOP	TD	INPUT	TEST INPUT DEVICE
155		JEQ	RLOOP	LOOP UNTIL READY
160		RD	INPUT	READ CHARACTER INTO REGISTER A
165		COMPR	A, S	TEST FOR END OF RECORD (X'00')
170		JEQ	EXIT	EXIT LOOP IF EOR
175		STCH	BUFFER, X	STORE CHARACTER IN BUFFER
180		TIXR	T	LOOP UNLESS MAX LENGTH
185		JLT	RLOOP	HAS BEEN REACHED
190	EXIT	STX	LENGTH	SAVE RECORD LENGTH
195		RSUB		RETURN TO CALLER
200		USE	CDATA	
205	INPUT	BYTE	X'F1'	CODE FOR INPUT DEVICE
210				
215				SUBROUTINE TO WRITE RECORD FROM BUFFER
220				
225		USE		
230	WRREC	CLEAR	X	CLEAR LOOP COUNTER
235		LDT	LENGTH	
240	WLOOP	TD	=X'05'	TEST OUTPUT DEVICE
245		JEQ	WLOOP	LOOP UNTIL READY
250		LDCH	BUFFER, X	GET CHARACTER FROM BUFFER
255		WD	=X'05'	WRITE CHARACTER
260		TIXR	T	LOOP UNTIL ALL CHARACTERS
265		JLT	WLOOP	HAVE BEEN WRITTEN
270		RSUB		RETURN TO CALLER
275		USE	CDATA	
280		LTORG		
285		END	FIRST	

Figure 2.11 Example of a program with multiple program blocks.

$$\begin{aligned}
 \text{disp} &= TA - (PC) \\
 &= 0069 - 0009 \\
 &= 0060
 \end{aligned}$$

$$\begin{aligned}
 PC &= 0000 + 0009 = 0009 \\
 (\text{starting address of first block}) + 0009 &= 0009
 \end{aligned}$$

n	i	x	b	p	e
0000 00	1	1	0	1	0

→ 032060

SYMTAB

Label name	Block number	Address	Flag
Length	1	0003	

note: line 107

1000 MAXLEN EOU BUFTYPE-BUFFER

→ shown without a block number indicates that  
MAXLEN is an absolute symbol, whose value is  
not relative to the start of any program block.

- object Program :
- It is not necessary to physically rearrange the generated code in the object program. The assembler just simply inserts the proper load address in each text record. The loader will load their codes into correct place
- Header record as before
- Text records : the first 2 text records generated from line 5 through 70.

- When VSB statement on line 92 is encountered,  
the assembler writes the new Tet record even though  
there is room (space) in the previous tet record.
- The process continues till the end. of the program

H<sub>1</sub>10P11, n 000000, 001071

T 00000015172063 HB2021 010003

T 00001E n 09n 0F2048n 4B2029n 3E203F

T<sub>A</sub>000027 ~ 1D ~ BH10 ~ BH00n ~ B850n

T<sub>A</sub> 0000 Hh<sub>A</sub> 09<sub>A</sub> 3B2FEE<sub>A</sub> 132D1Fa 4F0000

T\_0000HD\ln BH10\_772017n

T00006Dn0hn HSHFH6 xDS

€ 100000




Fig: Program blocks loaded in memory

Relative  
address

```
begin
    block number = 0 LOCCTR[i] = 0 for all i
    read the first input line
    if OPCODE = 'START' then
        begin
            write line to intermediate file ;
            read next input line
        end {if START}
    while OPCODE ≠ 'END' do
        if OPCODE = 'USE'
            begin
                if there is no OPEREND name then
                    set block name as default
                else block name as OPERAND name
                if there is no entry for block name then
                    insert (block name, block number++) in block table
                i = block number for block name
                if this is not a comment line then
                    begin
                        if there is a symbol in the LABEL field then
                            begin
                                search SYMTAB for LABEL
                                if found then
                                    set error flag (duplicate symbol)
                                else
                                    insert (LABEL, LOCCTR[i]) into SYMTAB
                            end {if symbol}
                        Search OPTAB for OPCODE
                        if found then
                            add 3 instruction length to LOCCTR[i]
                        else if OPCODE = 'WORD' then
                            add 3 to LOCCTR[i]
                        else if OPCODE = 'RESW' then
                            add 3 * #[OPERAND] to LOCCTR[i]
                        else if OPCODE = 'RESB' then
                            add #[OPERAND] to LOCCTR[i]
                        else if OPCODE = 'BYTE' then
                            begin
                                find length of constant in bytes
                                add length to LOCCTR[i]
                            end {if byte}
                    end
            else
```

Figure 2.12(b) Pass 1 of program blocks.


```
Set error flag
end {if not a comment}
write line to intermediate file
read Text input line
end {while not END}
write last line to intermediate file
save Length[i] as LOCCTR[i] for all i
Address[0] = starting address
Address[i] = address(i - 1) + Length(i - 1)
    [for i = 1 to max(block number)]
insert(address[i], Length[i]) in block table for all i
end {Pass 1}
```

Figure 2.12(b) (cont'd)

```
If OPCODE = 'USE' then
    set block number for block name with OPERAND field
    search SYMTAB for OPERAND
    store symbol value + address [block number] as operand address
end {Pass 2}
```

Figure 2.12(c) Pass 2 of program blocks.

## Loading



contacts os & os says  
start loading at particular address

Assembler generates the object program (Header Record, Text record, modify record and End record). Assembler interacts with loader through object program. Loader contacts operating system to load at particular address. Then os checks if that particular ~~space~~ address is free if so it starts loading. If not it will tell the loader to either wait or remove unnecessary space. "loader loads the object program residing in hard disk to main memory and start executing".  
 → when there is no enough space, somebody has to instruct the loader to change its address and to load. It is done by assembler not by os.  
 ∵ Assembler instructs the loader to change the address.

i.e line 15/35/65 - + JSUB RPR6C

line 15  $\rightarrow$  address is HB101036 at 0006.

01036 starts from 0007 (middle). i.e we can access 1 byte but not 1 nibble.


0006 - HB

0007  $\rightarrow$  10  $\rightarrow$  go here and modify the record. This is done by assembler  $\therefore$  we have modification record MN000007A05

- $\rightarrow$  loader should listen to both assembler and os
- $\rightarrow$  Assembler says goto 0007 and modify but os says it is loaded at 5000 ~~and~~  $\therefore$  modify at 5007.
- $\star \star \rightarrow$  + JSUB #4096  $\rightarrow$  does not need modification record  $\because$  it is immediate addressing. Irrespective of relocation it remains same.

- $\rightarrow$  Execution is part of microprocessor
- $\xrightarrow{\text{relocation}}$  All instructions works except F4 instructions.

E<sub>1</sub> + JSUB RPR6C HB101036



TA = 01036  $\rightarrow$  loaded at 0000

$\star \star$  if it is loaded at 5000, it will not work properly.

loader stops functioning  $\because$  TA = 01036.

+ JSUB 06036 X  $\therefore$  go for modification record

- start adding length as
  - memory address - 3 bytes
  - Register-to-register - 2 bytes
  - Extended - 4 bytes
  
- note: All literals should be placed where LTORG appears in the program. If LTORG is not present all literals will be inserted at the end of the program. (Line no 253)
  
- At line 105, block 1 (CDATA) starts ∵ it stores the LOCCTR value ie 0027 in LOCCTR-0. Then starts assigning 0000 to block 1.
  
- At line 105, block 2 (CBLCK) starts ∵ it saves the LOCCTR value - 0006 in LOCCTR-1 column.
  
- Line 125, block 0 starts again. It restores the LOCCTR value 0027 and starts over till line no. 185. (LOCCTR = 004D)
  
- Line 185, block -1 (CDATA) restarts by restoring the saved LOCCTR value & save LOCCTR = 0007
  
- Line 210, restores 004D and starts over till line no 245 having LOCCTR = 0066 which is stored in LOCCTR-0 column

### THREE LOCATION COUNTERS

LOCCTR = 0 (Default block)	LOCCTR = 1 (CPDATA Block)	LOCCTR = 2 (CBLKCS)
0000	0000	0000
0027	0006	1000
004D	0007	
0066	000B	

### LITERAL TABLE

Literal Name	Value of Literal	Length of Literal	Address of Literal
= C 'EOF'	HSHFH6	03	0007
= X '05'	05	01	000A
			000B

### BLOCK TABLE

Block Name	Block number	Address	Length
Default	0	0000	0066
CPDATA	1	0066	000B
CBLKCS	2	0071	1000

} Program Length  

$$= 66 + 0B + 1000$$
  

$$= 1071$$

### SYMBOL TABLE (with block number)

Symbol Name	Value	Block no
FIRST	0000	0
CLOOP	0003	0
BYDFIL	0015	0
RETADR	0000	1
LENGTH	0003	1
BUFFER	0000	2
BUFEND	1000	2

Symbol Name	value	Block no
MAXLEN	1000	
RDRSC	0027	0
RLOOP	0031	0
EXIT	0047	0
INPUT	0006	1
WRREC	004D	0
LOLOOP	0052	0

→ Line 252, we have USE CDATA (Block 1) and  
 253 → LTRORG ∵ store LOCCTR = 0007 at Line  
 253

ie 253 0007                    LTRORG  
 \* ↓

all literals should be placed where LTRORG appears in the program. we have two literals here ie  $= C.\text{EOF}'$  and  $= X'05'$   $\Rightarrow$  n bytes  
 $\text{3 Bytes}$                        $1 \text{ Byte}$

starts at 0008, 0008, 0009, 000A  
 (E), (0), (F), (05)

so it stores 000B in LOCCTR-1 column

→ Line 105, block 2 starts and it reserves 1000 bytes of memory ∵ save 1000 in LOCCTR-2 column.


note → BUFEEND EOV 100  $\Rightarrow$  value of buffer is 100  
 BUFEEND EOV \*  $\Rightarrow$  value will be current location  
 Value = 0000 + 1000 = 1000

store these values in literal table.

10 0000 0 - STL RETADR


→ present in block 1 ∴ add  
size of block 0 (default block)

$$\begin{aligned}
 * \text{displacement} &= \text{sizeq}(\text{previous block}) + \text{TA} - \text{PC} \\
 &= \text{sizeq}(B_0) + \text{RETADR} - \text{PC} \\
 &= 0066 + 0000 - 0003 \\
 &= 0063
 \end{aligned}$$




15 0003 0 JSUB RDRBC  
(Block 0)

$$\begin{aligned}
 \text{disp} &= \text{sizeq previous block} + \text{TA} - \text{PC} \\
 &= 0 + 0027 - 006 = 021
 \end{aligned}$$



20 0006 0 LDA USINGTH  
block 1

$$\begin{aligned} \text{disp} &= \text{size of previous block} + \text{TA - PC} \\ &= 0066 + 0003 - 0009 = 0060 \end{aligned}$$




35 0A0F JSUB U8 WORREL  
belongs to block 0

⇒ AS before


\* hs 0015 LDA = C 'EOF'  
belongs to ↓ CDATA not to default block  
since it is literal which is placed after  
LTORG.

$$\begin{aligned} \text{disp} &= \text{size of previous block} + \text{TA - PC} \\ &= \text{size of } B0 + C 'EOF' - PC \\ &= 0066 + 0007 - 0018 = 0055 \end{aligned}$$



50 001B STA BUFFER  
 $\overbrace{0c}$   $\overbrace{\text{belongs to block 2 (2BLks)}}$

$$\begin{aligned}
 \text{disp} &= \text{size of } (B_0 + B_1) + \text{BUFFER} - P \\
 &= \text{size of } (0c/\text{fault block} + \text{CDATA}) + \text{BUFFER} - P \\
 &= 0066 + 000B + 0000 - 001B \\
 &= 0071 - 001B = 0056
 \end{aligned}$$



### object program

HACOPY  $\wedge$  000000  $\wedge$  001071

1 T  $\wedge$  000000  $\wedge$  16  $\wedge$  172063  $\wedge$  4B2021  $\wedge$  D32060  $\wedge$  290000  $\wedge$  332006  $\wedge$  4B203B  $\wedge$  3F2FEE  
 $\wedge$  032055  $\wedge$  0F2056  $\wedge$  010003

2 T  $\wedge$  00001E  $\wedge$  09  $\wedge$  DF2048  $\wedge$  4B2029  $\wedge$  3E203F

3 T  $\wedge$  000027  $\wedge$  1D  $\wedge$  B410  $\wedge$  B410  $\wedge$  B400  $\wedge$  B440  $\wedge$  75101000  $\wedge$  E32038  $\wedge$  332FFA  $\wedge$   
 $\wedge$  DB2032  $\wedge$  A004  $\wedge$  332008  $\wedge$  STA02F  $\wedge$  B850

4 T  $\wedge$  00004h  $\wedge$  09  $\wedge$  3B2F6A  $\wedge$  13201F  $\wedge$  4F0000

5 T  $\wedge$  00006C  $\wedge$  01  $\wedge$  P1

6 T  $\wedge$  00004D  $\wedge$  19  $\wedge$  B410  $\wedge$  772017  $\wedge$  E3201B  $\wedge$  332FFA  $\wedge$  53A016  $\wedge$  DF2012  $\wedge$  B850  
 $\wedge$  3F2FEE  $\wedge$  4F0000

7 T  $\wedge$  00006D  $\wedge$  04  $\wedge$  454F46  $\wedge$  05

B  $\wedge$  000000

# Loading the object program into memory

50

Address	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0000	17	20	63	HB	20	21	03	20	60	29	00	00	33	20	06	4B
0010	20	3B	3F	2F	EE	03	20	55	0F	20	56	01	00	03	0F	20
0020	48	HB	20	29	3E	20	3F	B4	10	B4	00	B4	40	75	10	10
0030	00	03	20	38	33	2F	FA	DB	20	32	A0	0h	33	20	08	57
0040	A0	2F	B8	50	3B	2F	EA	13	20	1F	HF	00	00	B4	10	17
0050	20	17	63	20	1B	33	2F	FA	53	A0	16	0F	20	12	B8	5D
0060	3B	2F	EE	HF	00	00	RETADR		LENGTH			F1	45	4F	H6	
0070	05								DATA(1)							DATA(2)
0080	(3)															
0090																BUFFER
:																
0050																
1060																
1070																


How does microprocessor execute an instruction

Ex: 10 <sup>0000</sup> STL RETADR 172063 L = 666600

→ store the contents of linkage register into RETADR

location

⇒ opwdec for STL = 10 (known by microprocessor)



1 7 2063

$$TA = PC + \text{disp}$$

$$= 0003 + 063 = \underline{\underline{0066}}$$

RETADR

ie STL 0066 ⇒ copy the contents of Linkage register (666600) into address 0066

Note:- If starting address (location) is changed from 0000 to 5000, it works as usual. ∵ we don't have format of address. ∴ no need of modification record as before. → advantage of program block

### 2.3.5 Control sections and Program linking

- Control section is a part of the program that maintains its identity after assembly.
- Each control section can be loaded and reloaded independently of the others.
- Control sections are usually used for subroutines or other logical subdivisions of a program.
- The programmer can assemble, load and manipulate each of these control sections separately.
- \* → It uses a assembler directive : `SECTION` which specifies the beginning of the control section where each control section starts its location ~~and counter separately~~
- \* → When control sections form logically related parts of a program, it is necessary to provide some means for linking them together. This is because instructions in one control section may need to refer to instruction or data located in another control section. and assembler has no idea where exactly the control sections will be located at execution time.

- such references between control sections are called external references.
- The assembler generates information for each external reference that will allow the loader to perform the required linking.

→ There are two types of external symbols

### (1) External Definition (EXTDEF)

• Symbols that are defined in one section and are used by other sections

Syntax: EXTDEF name [;name]

Ex: EXTDEF BUFFER, BUFEVD

### (2) External Reference (EXTREF)

• Symbols that are used in this control sections but are defined in some other control sections.

Syntax: EXTREF name [,name]

Ex: EXTREF RDREC, WRREC

Note: To reference a external symbols, extended format instruction (Format 4) is needed.

Line	Loc	Source statement			Object code
5	0000	COPY	START	0	
6			EXTDEF	BUFFER, BUFEND, LENGTH	
7			EXTREF	RDREC, WRREC	
10	0000	FIRST	STL	RETADR	172027
15	0003	CLOOP	+JSUB	RDREC	4B100000
20	0007		LDA	LENGTH	032023
25	000A		COMP	#0	290000
30	000D		JEQ	ENDFIL	332007
35	0010		+JSUB	WRREC	4B100000
40	0014		J	CLOOP	3F2FEC
45	0017	ENDFIL	LDA	=C'EOF'	032016
50	001A		STA	BUFFER	0F2016
55	001D		LDA	#3	010003
60	0020		STA	LENGTH	0F200A
65	0023		+JSUB	WRREC	4B100000
70	0027		J	@RETADR	3E2000
95	002A	RETADR	RESW	1	
100	002D	LENGTH	RESW	1	
103			LTORG		
	0030	*	=C'EOF'		454F46
105	0033	BUFFER	RESB	4096	
106	1033	BUFEND	EQU	*	
107	1000	MAXLEN	EQU	BUFEND-BUFFER	
109	0000	RDREC	CSECT		
110					
115				SUBROUTINE TO READ RECORD INTO BUFFER	
120					
122			EXTREF	BUFFER, LENGTH, BUFEND	
125	0000		CLEAR	X	B410
130	0002		CLEAR	A	B400
132	0004		CLEAR	S	B440
133	0006		LDT	MAXLEN	77201F
135	0009	RLOOP	TD	INPUT	E3201B
140	000C		JEQ	RLOOP	332FFA
145	000F		RD	INPUT	DB2015
150	0012		COMPR	A, S	A004
155	0014		JEQ	EXIT	332009
160	0017		+STCH	BUFFER, X	57900000
165	001B		TIXR	T	B850
170	001D		JLT	RLOOP	3B2FE9
175	0020	EXIT	+STX	LENGTH	13100000
180	0024		RSUB		4F0000
185	0027	INPUT	BYTE	X'F1'	F1
190	0028	MAXLEN	WORD	BUFEND-BUFFER	000000
193	0000	WRREC	CSECT		
195					
200				SUBROUTINE TO WRITE RECORD FROM BUFFER	
205					
207			EXTREF	LENGTH, BUFFER	
210	0000		CLEAR	X	B410
212	0002		+LDT	LENGTH	77100000
215	0006	WLOOP	TD	=X'05'	E32012
220	0009		JEQ	WLOOP	332FFA
225	000C		+LDCH	BUFFER, X	53900000
230	0010		WD	=X'05'	DF2008
235	0013		TIXR	T	B850
240	0015		JLT	WLOOP	3B2FEE
245	0018		RSUB		4F0000
255	001B	*	END	FIRST	
			=X'05'		05

Figure 2.16 Program from Fig. 2.15 with object code.

Line	Source statement		
5	COPY	START	0 COPY FILE FROM INPUT TO OUTPUT
6		EXTDEF	BUFFER, BUFEND, LENGTH
7		EXTREF	RDREC, WRREC
10	FIRST	STL	RETADR SAVE RETURN ADDRESS
15	CLOOP	+JSUB	RDREC READ INPUT RECORD
20		LDA	LENGTH TEST FOR EOF (LENGTH = 0)
25		COMP	#0
30		JEQ	ENDFIL EXIT IF EOF FOUND
35		+JSUB	WRREC WRITE OUTPUT RECORD
40		J	CLOOP LOOP
45	ENDFIL	LDA	=C'EOF' INSERT END OF FILE MARKER
50		STA	BUFFER
55		LDA	#3 SET LENGTH = 3
60		STA	LENGTH
65	+JSUB	WRREC	WRITE EOF
70		J	@RETADR RETURN TO CALLER
95	RETADR	RESW	1
100	LENGTH	RESW	1 LENGTH OF RECORD
103		LTORG	
105	BUFFER	RESB	4096 4096-BYTE BUFFER AREA
106	BUFEND	EQU	*
107	MAXLEN	EQU	BUFEND-BUFFER
109	RDREC	CSECT	
110	.		
115	.		SUBROUTINE TO READ RECORD INTO BUFFER
120	.		
122		EXTREF	BUFFER, LENGTH, BUFEND
125		CLEAR	X CLEAR LOOP COUNTER
130		CLEAR	A CLEAR A TO ZERO
132		CLEAR	S CLEAR S TO ZERO
133		LDT	MAXLEN
135	RLOOP	TD	INPUT TEST INPUT DEVICE
140		JEQ	RLOOP LOOP UNTIL READY
145		RD	INPUT READ CHARACTER INTO REGISTER A
150		COMPR	A,S TEST FOR END OF RECORD (X'00')
155		JEQ	EXIT EXIT LOOP IF EOF
160	+STCH	BUFFER,X	STORE CHARACTER IN BUFFER
165		TIXR	T LOOP UNLESS MAX LENGTH
170		JLT	RLOOP HAS BEEN REACHED
175	EXIT	+STX	LENGTH SAVE RECORD LENGTH
180		RSUB	
185	INPUT	BYTE	X'F1' CODE FOR INPUT DEVICE
190	MAXLEN	WORD	BUFEND-BUFFER
193	WRREC	CSECT	
195	.		
200	.		SUBROUTINE TO WRITE RECORD FROM BUFFER
205	.		
207		EXTREF	LENGTH, BUFFER
210		CLEAR	X CLEAR LOOP COUNTER
212	+LDT	LENGTH	
215	WLOOP	TD	=X'05' TEST OUTPUT DEVICE
220		JEQ	WLOOP LOOP UNTIL READY
225	+LDCH	BUFFER,X	GET CHARACTER FROM BUFFER
230		WD	=X'05' WRITE CHARACTER
235		TIXR	T LOOP UNTIL ALL CHARACTERS
240		JLT	WLOOP HAVE BEEN WRITTEN
245		RSUB	
255	END	FIRST	RETURN TO CALLER

Figure 2.15 Illustration of control sections and program linking.


In Fig 2.16, there are three control sections.

- 1) main program → copy from line 5 to line 107
- 2) read subroutine → RDREC from line 109 to line 190
- 3) write subroutine → WRREC from line 193 to 255.

- Assembler establishes a separate location counter (beginning at 0) for each control section
- Control section names COPY, RDREC, WRREC are not named in EXTDEF because they are automatically considered to be external symbols.
- Assembler handles the external reference as follows

a) 15 0003 CLOOP + JSUB  $\underbrace{u8}_{\text{RDREC}}$   $\underbrace{\text{EXTREF}}$

. Assembler is unaware of RDREC address, so it inserts an address of zero and pause this to loader, which is taken care during loading. The address of RDREC will have no predictable relationship to anything in the control section by name COPY, therefore relative addressing is not possible. Thus an extended format instruction must be used to provide room for the actual address to be inserted.



- b) 160 0017 +STCH BUFFER, X S7900000
- BUFFER is used in RDREC control section  
but defined in copy control section.
- c) 190 0028 MAXLEN WORD BUFEND - BUFFER 000000
- two external references in the expression  
BUFEND and BUFFER in WRREC section.
- The assembler inserts an address of 300,  
it pause information to the loader to add  
to this data area the address of BUFEND  
and subtract from this data area the  
address of BUFFER, which result in the  
desired value.
- d) 107 1000 MAXLEN EOU BUFEND - BUFFER
- Both expressions looks same but the  
(107 & 190)  
difference is here BUFEND and BUFFER  
are defined and used in the same control  
section. so value can be calculated  
immediately.

$$\begin{aligned} \text{MAXLEN } & 56U & 1033 - 0033 \\ & = \underline{\underline{1000}} \end{aligned}$$

\* A reference to MAXLEN in the COPY control section will use the definition on line 107, whereas a reference to MAXLEN in RDREC control section will use the definition on line 190.

→ object program

, Along with header record, testrecord, modification record, two more records are added.

a) Define Record → information of symbols defined in this control section

col. 1	D
col. 2-7	Name of external symbol defined in this control section
col. 8-13	Relative address within this control section (Hexadecimal)
col. 14-19	Repeat information in col. 2-13 for other external symbol

b) Refer Record → symbols that are used as external references in this control section

col. 1	R
col. 2-7	Name of external symbol referred in this control section
col. 8-13	Name of other external reference symbol

c) modification Record

col. 1	m
col. 2-7	starting address of the field modified, in half-bytes (hexadecimal)
col. 11-16	External symbol whose value is to be added to or subtracted from the indicated field

## COPY

H\_COPY ~ 000000,001033

R\_BUFFER ~ 000033, BUFEND, 001033, LENGTH, 00002D

R\_RDREC ~ WRREC

T, 000000, ID, 172027, HB100000, 03 2023, 290000, 332007, 4BJ00000, 3F2FFCA  
03 2016, OF 2016

T, 00001D, 0D, 010003, OF200A, HB100000, 3E2000

T, 000030, 03, 054FH6

m, 000000, 05, + RDREC

m, 000011, 05, + WRREC

m, 000024, 05, + WRREC

E, 0000000

## RDREC

H\_RDREC ~ 000000, 00002B

R\_BUFFER, LENGTH, BUFEND

T, 000000, ID, BH10, BH00, BH00, 77201F, E3201B, 332FFA, DB2015, A004, 332009,  
57900000, B85D

T, 00001D, 0E, 3B2FEE, 13100000, HF0000, F1, 0000000

m, 000018, 05, + BUFFER

m, 000021, 05, + LENGTH

m, 000028, 06, + BUFEND

m, 000028, 06, - BUFFER

E

## WRREC

H\_WRREC ~ 000000, 00001C

R, LENGTH, BUFFER

T, 000000, 1C, BH10, 77100000, E32012, 332FFA, 53900000, DF2008, B85D,  
~ 3B2FEE, HF00000S

m, 000003, 05, + LENGTH

m, 000004, 05, + BUFFER

E

## 2.4 Assembler Design Options

. we will learn two alternatives of the standard two-pass assembler.

- a) One-pass Assemblers
- b) Multi-pass Assemblers

### a) One-pass Assemblers

→ As we know already, assembling the forward references is very difficult ∵ we don't know the addresses. This can be eliminated very easily for data items. That is data items are defined in the source program before they are referenced.

(Ex. ~~Aggregate~~ declaration of data variable in c).

→ It is not the same for labels on instructions.

→ It is not the same for labels on instructions.

Ex: If the program has a forward jump ie escaping from a loop after taking some condition → here

we can't define before itself. Therefore the

assembler has to provide the way to handle forward references.

- Two types of one-pass assemblers.
- (i) load-go assembler: Assembler produces object program code directly in memory for immediate execution.
  - Here object program is not written out and no loader is needed.
- Application: program development and testing.
- Ex: A university computing system for student. Here a large fraction of the total workload consists of program translation. Because programs are re-assembled nearly every time they are run, efficiency of the assembly process is an important consideration.

→ Load-and-go assembler avoids the overhead of writing the object program out (secondary storage) and reading it back in. ∵ forward references can be handled easily.

- Avoids usage of forward references where external working-storing systems are either slow or not available.
- Used on devices

Line	Loc	Source statement			Object code
0	1000	COPY	START	1000	
1	1000	EOF	BYTE	C'EOF'	454F46
2	1003	THREE	WORD	3	000003
3	1006	ZERO	WORD	0	000000
4	1009	RETADR	RESW	1	
5	100C	LENGTH	RESW	1	
6	100F	BUFFER	RESB	4096	
9					
10	200F	FIRST	STL	RETADR	141009
15	2012	CLOOP	JSUB	RDREC	48203D
20	2015		LDA	LENGTH	00100C
25	2018		COMP	ZERO	281006
30	201B		JEQ	ENDFIL	302024
35	201E		JSUB	WRREC	482062
40	2021		J	CLOOP	302012
45	2024	ENDFIL	LDA	EOF	001000
50	2027		STA	BUFFER	0C100F
55	202A		LDA	THREE	001003
60	202D		STA	LENGTH	0C100C
65	2030		JSUB	WRREC	482062
70	2033		LDL	RETADR	081009
75	2036		RSUB		4C0000
110					
115			SUBROUTINE TO READ RECORD INTO BUFFER		
120					
121	2039	INPUT	BYTE	X'F1'	F1
122	203A	MAXLEN	WORD	4096	001000
124					
125	203D	RDREC	LDX	ZERO	041006
130	2040		LDA	ZERO	001006
135	2043	RLOOP	TD	INPUT	E02039
140	2046		JEQ	RLOOP	302043
145	2049		RD	INPUT	D82039
150	204C		COMP	ZERO	281006
155	204F		JEQ	EXIT	30205B
160	2052		STCH	BUFFER, X	50900F
165	2055		TIX	MAXLEN	2C203A
170	2058		JLT	RLOOP	382043
175	205B	EXIT	STX	LENGTH	10100C
180	205E		RSUB		4C0000
195					
200			SUBROUTINE TO WRITE RECORD FROM BUFFER		
205					
206	2061	OUTPUT	BYTE	X'05'	05
207					
210	2062	WRREC	LDX	ZERO	041006
215	2065	WLOOP	TD	OUTPUT	E02061
220	2068		JEQ	WLOOP	302065
225	206B		LDCH	BUFFER, X	50900F
230	206E		WD	OUTPUT	DC2061
235	2071		TIX	LENGTH	2C100C
240	2074		JLT	WLOOP	382065
245	2077		RSUB		4C0000
255		END	FIRST		

Figure 2.18 Sample program for a one-pass assembler.

iii) Assembler generating object code :  
Working process of load-go-assemble

- ↳ Fig 2.18 shows an example for one-pass-assembler
- ↳ Here all data item definitions are placed ahead of the code that references them.


Ex:

01	1000	EOF	BYTE	c 'EOF'
02	1003	THREE	WORD	3
03	1006	ZERO	WORD	0
		:		
06	100F	BUFFER	RESB	H096.

- ↳ The assembler generates object code as it scans the source program
- ↳ If an instruction operand is a symbol that has not yet been defined (forward reference), the operand address is omitted during assembly.
- ↳ The symbol is entered into symbol table if not exists along with a flag indicating undefined.
- ↳ The address of the operand field of the instruction that refers to the undefined symbol is added to a list of forward references associated with the symbol table entry.

Ex:

15	2012	CLOOP	JSUB	RDREC	H80000
----	------	-------	------	-------	--------



↳ when the definition for a symbol is encountered, the forward reference list for that symbol is scanned (if exists) and the proper address is inserted into any instructions previously generated.

↳ Fig 2.19 shows the object code and symbol table entries as they were scanned till line no. 20

↳ 15 2012      CLOOP      J1UB      RDREC  
undefined    ↳ undefined  
∴ symbol table entry is      

RDRREC	*	1	→	2013	0
--------	---	---	---	------	---

  
2013 is the address location where it has to load once found further.  
↳ same for line no. 30, 35.

memory Address	Content
1000	HSHFH600 00030000 00XXXXXX XXXXXXXX
1010	XXXXXX XX XXXXXX XXXXXXXX
2000	XXXXXX XXXXXX XX XXXXXH XXXXXYH
2010	1009H8-- --00100C 2810U630 ---H8--
2020	-- 3C2012

SYMBOL TABLE		
LENGTH	100 C	
RDRREC	*	→ 2013   0
THREE	100 3	
ZERO	100 6	
WRREC	*	→ 201F   0
EOF	1000	
BNDFIL	*	→ 201C   0
RETADR	1009	
BUFFER	100F	
CLOOP	2012	
FIRST	2001=	

Fig 2.19: Object code in memory and symbol table entries after scanning line no

## Memory

<u>Address</u>	<u>Contents</u>			
1000	HSHFH600	00030000	00XXXXXX	XXXXXXXX
1010	XXXXXXXX	XXXXXEXXX	XX X XXXXX	XVXXXXXX
:				
2000	XXXXXXX	XXXXXXX	XX XXXXXX	XXXXXX1H
2010	1009H820	3D00100C	28100630	202HH8--
2020	--3C2012	0010000C	100F0010	030C100C
2030	H8---08	1009H000	00F10010	0004H1006
2040	001006E0	20393020	H3D82039	28100630
2050	----SH90	0F		

## SYMBOL TABLE

LENGTH	100C
RDREC	203D
THREE	1003
ZERO	1006
WRREC	* → 201F
EOF	1000
ENDPIL	2024
RETADR	1009
BUFFER	100F
CLOOP	2012
FIRST	200F
MAXLEN	203A
INPUT	2039
EXIT	* → 2050   \$
RLOOP	2043

Fig : object code in memory and symbol table entries after scanning line 160 of fig 8.18

1000	HSHFH600	00030000	00XXXXXX	XFFFFXXX
1010	XXXXXX	XXXXXXX	XXXX XX XX	X XXXX XXXX
:				
2000	XXXXXXX	XXXXXXX	XXXXXXX	XXXXXX1H
2010	1009H820	3D00100C	28100630	202HH820
2020	623C2012	0010000C	100F0010	030C100C
2030	H8206208	1009H000	00F10010	0004H1006
2040	001006E0	20393020	H3D82039	28100630
2050	205B5H90	0F2C203A	38204310	100CH100
2060	00050H10	06ED7061	30206550	900F DC20
2070	612C100C	382065H1	0000	
2080				

LENGTH	100C
RDREC	203D
THREE	1003
ZERO	1006
WRREC	2062
EOF	1000
ENDPIL	2024
RETADR	1009
BUFFER	100F
CLOOP	2012
FIRST	200F
MAXLEN	203A
INPUT	2039
EXIT	205B
RLOOP	2043
OUTPUT	2061
WLOOP	2065

Fig : complete object program in memory and symbol table entries

note : If any symbols in the SYMTAB are still marked with \* should be flagged by the assembler as errors. (undefined symbol error in C long after compiling completely)

- ↳ The assembler searches SYMTAB for the value of the symbol named END statement and jumps to this location to begin execution of the assembled program.
- ↳ In load-and-go assembler, the actual address must be known at assembly time.

⑩

```

begin
  read first input line
  if OPCODE = 'START' then
    begin
      save #[OPERAND] as starting address
      initialize LOCCTR as starting address
      read next input line
    end (if START)
  else
    initialize LOCCTR to 0
  while OPCODE ≠ 'END' do
    begin
      if there is not a comment line then
        begin
          if there is a symbol in the LABEL field then
            begin
              search SYMTAB for LABEL
              if found then
                begin
                  if symbol value as null
                  set symbol value as LOCCTR and search
                    the linked list with the corresponding
                    operand
                  PTR addresses and generate operand
                  addresses as corresponding symbol
                  values
                  set symbol value as LOCCTR in symbol
                  table and delete the linked list
                end
              else
                insert (LABEL, LOCCTR) into SYMTAB
            end
          search OPTAB for OPCODE
          if found then
            begin
              search SYMTAB for OPERAND address
              if found then
                if symbol value not equal to null then
                  store symbol value as OPERAND address
                else
                  insert at the end of the linked list
                  with a node with address as LOCCTR
              else
                insert (symbol name, null)
            end
          end
        end
      end
    end
  end
end

```

34628

Figure 2.19(c) Algorithm for One pass assembler.

```

        add 3 to LOCCTR
end
else if OPCODE = 'WORD' then
    add 3 to LOCCTR & convert comment to
    object code
else if OPCODE = 'RESW' then
    add 3 #[OPERAND] to LOCCTR
else if OPCODE = 'RESB' then
    add #[OPERAND] to LOCCTR
else if OPCODE = 'BYTE' then
begin
    find length of constant in bytes
    add length to LOCCTR
    convert constant to object code
end
if object code will not fit into current
text record then
begin
    write text record to object program
    initialize new text record
end
add object code to Text record
end
write listing line
read next input line
end
write last Text record to object program
write End record to object program
write last listing line
end {Pass 1}

```

Figure 2.19(c) (cont'd)

references that could not be handled by the assembler. Of course, the objec

---

v) Assembler generating object code.

↳ This type of one-pass assembler also works in the same manner as before (load-and-go) except where the definition of symbol is encountered.

↳ When a symbol definition is encountered, instructions that made forward references to that symbol may no longer be available in memory for modification.  $\Rightarrow$  means they have already been written out as part of a Text Record in the object program.

↳ In such situations, assembler generates another

Text record with the correct operand address.

↳ When the program is loaded, this address will be inserted into the instruction by the loader.

↳ The object program for fig 9.18 is shown below during one pass-one.

H,COPY  $\wedge$  001000,00107A

1 T $\wedge$  001000,09,456F6B,000003,000000

2 T $\wedge$  00200F,1SAH1009,480000,00100C,281006,300000,480000,3C2012

3 T $\wedge$  00201C,02,2024

4 T $\wedge$  002024,19,001000,0C100F,0D1003,0C100C,480000,081009,4C0000,  
F1,001000

5 T $\wedge$  002013,02,203D

6  $T_{\text{A}}00203D_{\text{A}}$ , 1E $_{\text{A}}$  0H1006 $_{\text{A}}$  001006 $_{\text{A}}$  6E02039 $_{\text{A}}$  302063 $_{\text{A}}$  ~~D8~~2039 $_{\text{A}}$  281006 $_{\text{A}}$   
300000 54900F $_{\text{A}}$  2C203A $_{\text{A}}$  382063 $_{\text{A}}$   
  
 7  $T_{\text{A}}002050_{\text{A}}$  62 $_{\text{A}}$  205B $_{\text{A}}$   
  
 8  $T_{\text{A}}00205B_{\text{A}}$  07 $_{\text{A}}$  10100C $_{\text{A}}$  HC0000 $_{\text{A}}$  05 $_{\text{A}}$   
  
 9  $T_{\text{A}}00201F_{\text{A}}$  D2 $_{\text{A}}$  2062 $_{\text{A}}$   
  
 10  $T_{\text{A}}002031_{\text{A}}$  02 $_{\text{A}}$  2062 $_{\text{A}}$   
  
 11  $T_{\text{A}}002062_{\text{A}}$  18 $_{\text{A}}$  0H1006 $_{\text{A}}$  E02061 $_{\text{A}}$  302065 $_{\text{A}}$  S0900F $_{\text{A}}$  DC2061 $_{\text{A}}$  2C100C $_{\text{A}}$   
382065 $_{\text{A}}$  HC0000 $_{\text{A}}$

E $_{\text{A}}$ 00200F

- ↳ The second test record contains the object code generated from lines 10 through 10 in fig 2.18.
- ↳ The operand addresses for instructions on line 15, 30 and 45 have been generated as 0000.
- ↳ When definition of ENDFIL on line 45 is encountered, the assembler generates the <sup>third</sup> ~~~~~Test Record. It indicates that the value 203h (address of ENDFIL) has to be loaded at location 201C.
- ↳ This continues for all the forward references encountered.

## b) multi-pass Assemblers

↳ we know that whenever we use 'EQU' directive, any symbol used on the right-hand side should be defined previously in the source program. This is not true always.

↳ ex:-

ALPHA	EQU	BETA
BETA	EQU	DELTA
DELTA	RESW	1

↳ As we see above, we have multiple forward references i.e Alpha depends on value of Beta, Beta depends on value of delta.

↳ Any assembler that makes only two sequential passes over the source program cannot resolve such a scoperated sequence of definitions.

↳ To overcome this we go for multi-pass assembler which makes at many passes as needed to process the definitions of symbols.

↳ It is not necessary for multi-pass assembler to make more than two passes over the entire program.

\* ↳ Instead, the portions of the program that involve forward references in symbol definitions are solved

during pass-1. Additional pass through there stored definitions are made as the assembly progresses. This process is followed by a normal Pass-2.


- ↳ SYMTAB stores the symbol definition, symbols which are dependent on this, & of symbols dependent on this symbol.

Ex:-

	LOC			
1		HALFS2	EQU	MAXLEN/2
2		MAXLEN	EQU	BUFFEND - BUFFER
3		PREVBT	EQU	BUFFER - 1

4	103h	BUFFER	RESB	$h096 \Rightarrow (1000)_16$
5	203h	BUFFEND	EQU	* - indicates the current location counter value

→ below fig shows the symbol table entry when it reads line no. 1 indicating that Halfsz depends on maxlen value



BUFFEND	1034	$\phi$	•	MAXLEN	1034
HALFS2	1034	$\phi$			
PREVBT	1033	$\phi$			
MAXLEN	1034	$\phi$	•	HALFS2	1034
BUFFER	1034	$\phi$			

(d)

↳ Fig (d) shows the symbol table entry after scanning line no. ⑦, whose location counter value is 1034, dependency value 42 is reduced to 41.

BUFFEND	1034	$\phi$
HALFS2	1034	$\phi$
PREVBT	1033	$\phi$
MAXLEN	1000	$\phi$
BUFFER	1034	$\phi$

(e)

↳ fig (e) indicates the complete symbol table entry process

BUFEND	*		→	MAXLEN   $\emptyset$
HALFSZ	&1	MAXLEN/2	$\emptyset$	
MAXLEN	&2	BUFEND - BUFFER	→	HALFSZ   $\emptyset$
BUFFER	*		→	MAXLEN   $\emptyset$

(b)

→ Fig (b) shows symbol table entry after reading line no. 2 As we see, MAXLEN depends on 2 symbols BUFEND & BUFFER. ∴ MAXLEN & 2.

BUFEND	*		→	MAXLEN   $\emptyset$
HALFSZ	&1	MAXLEN/2	$\emptyset$	
MAXLEN	&2	BUFEND - BUFFER	→	HALFSZ   $\emptyset$
PREVBT	&1	BUFFER - 1	$\emptyset$	
BUFFER	*		→	MAXLEN → PREVBT   $\emptyset$

(c)

These two are dependent on value of Buffer.

## CHAPTER 4

# Macro Processors

- 4.1 Basic Macro Processor Functions
  - 4.1.1 Macro Definition and Expansion
  - 4.1.2 A Simple Bootstrap Loader

## Chapter 4 : Macroprocessor

- we are going to study definition of macro
- what is the need for macro
- Data structures used in macro invocation and expansion

Macro : It is a single instruction that expands automatically into a set of instructions to perform a particular task. Thus macro instructions allow the programmer to write a shorthand version of a program, and leave the mechanical details to be handled by the macroprocessor.

Ex: In 8086, 7 instructions (STA, STB, etc) is required to save the contents of all registers before calling a subprogram, but by using a macro instruction, the programmer can write a single start macro instruction required to save the contents of all registers. The SAVEREGS would be expanded into seven instructions. The LOADREGS macro instruction would be used to reload the register contents after returning from the subprogram.

\* → Macro processor performs no analysis of the text it handles and is not concerned about the meaning of the involved statements during macro expansion. ∴ The design of a macro processor is machine independent.

#### 4.1 Basic Macro processor Functions.

→ Macros refers to a set of statements which will replace every invocation to it. The two concepts associated with macros are :

- (i) Macro Definition
- (ii) Macro Expansion

##### (i) Macro Definition :

→ Consists of macro prototype, one or more module and macro preprocessor.

→ macro definition is a set of statements present in between a macro header statement (MACRO) and a macro end statement (MEND). MACRO and MEND are two assembly directives used in macro definition.

##### \* Syntax of macro prototype :

<macro name> [< formal parameter specification> [, ...]]

where <macro name> : The mnemonic field of a statement

<formal parameter> : <parameter name> [< parameter bind>]

.. each parameter begins with '4'

Syntax: Macro call

<macro name> [<actual parameter specification> [::]]

→ In general, macro definition is given as

~~NAME MACROPARAMETERS~~

NAME MACRO PARAMETERS

:

:

:

body; the statements which are generated as the expansion  
of the macros

:

:

:

MEND

// macro invocation is as

:

:

:

NAME PARAMETERS

:

:

:

→ As in fig 4.1, macro definition is at loc 10

10 RDBUFF MACRO 4INDEV, 4BUFADR, 4RECLTH

:

95 MEND

→ macro invocation in fig 4.1

190 RDBUFF F1, BUFFER, LENGTH


- (ii) Macro Expansion
- Macro invocation statements are the statements of the macro body that are expanded each time the macro is invoked.
  - The program in fig h.1 is supplied as input to a macro processor.
  - Fig h.2 shows the output that would be generated.
  - In expanding the macro invocation on line 190, argument  $F_1$  is substituted for the parameter  $\$INDE$,$   $BUFFER$  is substituted for  $\$BUFADR,$   $LENGTH$  is substituted for  $\$RECLTH.$
  - Lines 190a through 190m show the complete expansion of the macro invocation on line 190.
  - Same in lines 210a through 210h for  $\$ORBUF$  macro.
  - As we see the macro body does not have any labels.
  - ∴ for example, line 190 →  $JEB *-3$  and line 155  $JLT *+4.$  If we put label, it would be generated twice on line 210d and 220d resulting in an error (duplicate label definition) when the program is assembled.
  - $*-3, *+9, \dots$  indicate pc-relative addressing

Line	Source statement	Line	Source statement
Label	OpCode	Label	OpCode
5	COPY	5	COPY
10	RDUFF	10	RDUFF
15	MACRO	15	&INDEV, &BUFADR, &RECLEN
20	MACRO TO READ RECORD INTO BUFFER	180	FIRST
25		190	.CLOOP
30	CLEAR X	190a	CLEAR
35	CLEAR A	190b	CLEAR X
40	CLEAR S	190c	CLEAR A
45	+LDT #4096	190d	CLEAR S
50	TD =X &INDEV'	190e	+LDT #4096
55	JEQ *-3	190f	TD =X'F1'
60	RD =X &INDEV'	190g	JEQ *-3
65	COMPR A,S	190h	RD =X'F1'
70	JEQ *+11	190i	COMPR A,S
75	STCH &BUFADR, X	190j	JEQ *+11
80	TIXR T	190k	STCH BUFFER,X
85	JLT *-19	190l	TIXR T
90	STX &RECLEN	190m	JLT *-19
95	MEND	190n	STX LENGTH
100	WRBUFF MACRO	195	LEA LENGTH
105	&OUTDEV, &BUFADR, &RECLEN	200	COP #0
110	MACRO TO WRITE RECORD FROM BUFFER	205	JEQ ENDIF
115		210	WRBUFF 05,BUFFER.LENGTH
120	CLEAR X	210a	CLEAR X
125	LDT &RECLEN	210b	LDT LENGTH
130	LDCH &BUFADR,X	210c	LDCH BUFFER,X
135	TD =X'05'	210d	=X'05'
140	JEQ *-3	210e	JEQ *-3
145	WD =X'&OUTDEV'	210f	WD =X'05'
150	TIXR T	210g	TIXR T
155	JLT *-14	210h	JLT *-14
160	MEND	215	J CLOOP
165		220	.ENDIF. WRBUFF 05,EOF,THREE
170		220a	ENDIF. CLEAR X
175		220b	LDT THREE
180	FIRST STU RDUFF	220c	LDCH EOF,X
185	RETADR F1,BUFFER,LENGTH	220d	=X'05'
190	READ RECORD INTO BUFFER	220e	GET CHARACTER FROM BUFFER
195	LDA LENGTH	220f	TEST OUTPUT DEVICE
200	COMP #0	220g	LOOP UNTIL READY
205	JEQ ENDIF	220h	WD =X'05'
210	WRBUFF 05,BUFFER.LENGTH	220i	WRITE CHARACTER
215	CLOOP LOOP	220j	LOOP UNTIL ALL CHARACTERS
220	RDUFF 05,EOF,THREE	220k	HAVE BEEN WRITTEN
225	J GETADR	225	J @RETADR
230	EOF BYTE C'EOF'	230	EOF BYTE C'EOF'
235	THREE WORD 3	235	THREE WORD 3
240	REMD RESW 1	240	RETADR RESW 1
245	LENGTH RESW 1	245	LENGTH RESW 1
250	BUFFER RESB 4096	250	BUFFER RESB 4096
255	END FIRST	255	END FIRST


Figure 4.1 Use of macros in a SIC/XE program.



Figure 4.2 Program from Fig. 4.1 with macros expanded.



**Figure 4.3** Example of the definition of macros within a macro body.



**Figure 4.4** Contents of macro processor tables for the program in Fig. 4.1: (a) entries in NAMTAB and DEFTAB defining macro RDBUFF, (b) entries in ARGTAB for invocation of RDBUFF on line 190.

## 4.1.2. Macro Processor Algorithm and Data structures

- For designing two-pass macro processor, all macro definitions are processed during pass-1, and all macro invocation statements are expanded during pass-2.
- The two-pass macro processor would not allow the body of one macro instruction to contain definition of other macros, "if all macros defined during the pass-1 before any macro invocation were expanded."
- Example of recursive macro definition is shown in Fig 4.3 (a) for SIC machine and Fig 4.3 (b) for SIC/XE machine.
- The same program can be run on either a SIC machine or SIC/XE machine. Invocation of MACROS or MACROX is only changed for use.
- A one-pass macro processor that alternate between macro definition and macro expansion in a recursive way is able to handle recursive macro definition provided that a main definition of a macro should appear before the invocation.

Datastructures for one-pass macro processor. (Fig 6.11)

→ There are three main data-structures involved

(i) Definition Table (DEFTAB)

↳ It stores the macro definitions which contain the macro prototype and the statements that make up the macro body.

↳ Comment lines are omitted ∵ they are not part of the macro expansion

↳ References to the macro instruction parameters are converted to a positional notation for efficiency in substituting arguments.

(ii) Name Table (NAMTAB)

↳ It stores the macro names, which serve as index to DEFTAB.

↳ For each macro instruction defined, NAMTAB contains pointers to the beginning and end of the definition in DEFTAB DEFTAB.


(iii) Argument Table (ARGTAB)

↳ Used during the expansion of macro invocations.

↳ When a macro invocation stmt is recognized, the arguments are stored in ARGTAB according to their position in the argument list.

↳ When it is expanded, arguments from ARGTAB are substituted for the corresponding parameters in the macro body.

## Algorithms for a one-pass $\text{max}_\text{min}$ procedure



```

procedure DEFINE
begin
  enter macro name into NAMTAB
  enter macro prototype into DEFTAB
  LEVEL := 1
  while LEVEL > 0 do
    begin
      GETLINE
      if this is not a comment line then
        begin
          substitute positional notation for parameters
          enter line into DEFTAB
          if OPCODE = 'MACRO' then
            LEVEL := LEVEL + 1
          else if OPCODE = 'MEND' then
            LEVEL := LEVEL - 1
          end {if not comment}
        end {while}
      store in NAMTAB pointers to beginning and end of definition
    end {DEFINE}

procedure EXPAND
begin
  EXPANDING := TRUE
  get first line of macro definition {prototype} from DEFTAB
  set up arguments from macro invocation in ARGTAB
  write macro invocation to expanded file as a comment
  while not end of macro definition do
    begin
      GETLINE
      PROCESSLINE
    end {while}
  EXPANDING := FALSE
end {EXPAND}

procedure GETLINE
begin
  if EXPANDING then
    begin
      get next line of macro definition from DEFTAB
      substitute arguments from ARGTAB for positional notation
    end {if}
  else
    read next line from input file
end {GETLINE}

```

## Handling nested macro definition within macros

- In DEFTAB (define procedure), when a macro definition is being entered into DEFTAB, the normal approach is to continue until an MEND directive is reached. This will not work for nested macro defns : the first MEND encountered in the inner macro will terminate the whole macro definition process.
- To solve this problem, a PDEFINE procedure is used which maintains a counter named LEVEL. The LEVEL value is incremented by 1 when macro directive is read. The value is determined by 1 when MEND read. When LEVEL value becomes 0, the directive is read. When macro directive corresponds to the original macro directive MEND that corresponds to the original macro directive has been found. This process is very much like matching left and right parenthesis when scanning an arithmetic expression.