

Workload–Network Co-Design for LLM Training: A Multi-Fidelity Methodology for Precision Time and Hybrid Packet/Circuit Fabrics

Sahas Munamala
[Affiliation]
munamalasahas@gmail.com

Ahmad [Surname]
[Affiliation]
[email]

Abstract—Large-scale distributed AI training increasingly stresses datacenter interconnects through repeated collective communication, including all-reduce, reduce-scatter, all-gather, and all-to-all operations. In many training regimes, a substantial fraction of step time is spent in network activity, but only the exposed portion of communication that lies on the critical path directly affects job completion time. We investigated whether precision time synchronization across training nodes, optionally combined with partial replacement of packet switches by electrical or circuit switches, can improve training performance for a given workload. Precision time may enable deterministic collective launch windows, endpoint pacing, and scheduled circuit reconfiguration, while circuit switching may benefit workloads whose communication is large, predictable, repeated, and insufficiently hidden by computation. We analyze this question at multiple fidelities, combining analytical bounds, execution-trace replay, and packet-level network simulation. With Llama-3 8B, we find a sharp split by traffic class: data-parallel all-reduce traffic hides behind computation and is essentially unaffected (1-3% even under heavy congestion), while pipeline inter-stage traffic on the critical path congests by up to $15.2\times$ and grows with over-subscription and data-parallel degree. Hybrid packet switching and circuit switching fabrics pay only for specific traffic classes and operating points, which the talk maps quantitatively. The required precision-time tolerances remain within commodity optics. The resulting framework provides an actionable way to determine when precision-time scheduling and hybrid packet/circuit fabrics can reduce mean and tail training step time, and when optimized packet switching alone is likely sufficient.

I. INTRODUCTION

Training a large language model alternates compute with collective communication (all-reduce, reduce-scatter, all-gather, all-to-all). It is tempting to assume faster or more deterministic fabrics directly speed training; circuit switching and precision time synchronization are often proposed on that basis. But job completion time responds only to the *exposed* communication on the critical path—and whether a flow is exposed is decided by its traffic class and the operating point, *before* the network is even considered. A circuit fabric can only recover congestion on traffic that is both exposed and contended.

This paper measures, for Llama-3 8B, *which* traffic a hybrid packet/circuit fabric can help and under what conditions, separating two classes with opposite behavior. Our findings: (i) data-parallel all-reduce overlaps with backward compute, so even $2.4\text{--}3.0\times$ per-flow congestion on an over-subscribed packet fabric costs only 1–3% of step time—circuits are wasted on it; (ii) pipeline cross-stage sends are on the critical path and cannot hide, and their congestion scales steeply with the two axes that also degrade packet fabrics: over-subscription ($4.1\times$ at 4:1 $\rightarrow$ $5.6\times$ at 8:1) and data-parallel degree ($3.9\times$ at DP=4 $\rightarrow$ $15.2\times$ at DP=16); (iii) the circuit benefit is consequently not a constant but a product of exposed-traffic class, over-subscription, and parallelism—low single digits today, rising as allocations enter comm-bound regimes; and (iv) the precision-time requirements are all within commodity hardware, so synchronization is not the limiting factor—capacity is. The methodological contribution is *fidelity selection*: hidden data-parallel traffic is captured analytically, while exposed pipeline congestion must be escalated to packet level.

II. METHOD

We synthesize each workload as a Chakra execution trace with a symbolic tensor-graph generator validated to 0.23% communication-volume error against a real 128-GPU H100 run; network and system are separate configuration, so one trace drives every fabric model. We compute exposed communication, circuit capacity, and precision requirements analytically—validated by an artifact-free coupled DAG scheduler that reproduces the trace-driven simulator to 0.3% and collapses to the compute-plus-latency floor at infinite bandwidth—and measure multilevel-fabric congestion at packet level in ns-3 with HPCC. The circuit (OCS) baseline is a contention-free fabric; the packet (PS) baseline is an over-subscribed Clos. Both are reported as overhead above a common compute-plus-latency floor, so the circuit-vs-packet delta is attributable to the fabric alone. The circuit *advantage* is necessarily a packet-level quantity: a contention-free analytical baseline cannot exhibit the congestion that circuits remove.




Fig. 1. Exposed-comm envelope, Llama-3 8B (DP=16). Above ~ 100 Gbps the network is hidden; below ~ 50 Gbps exposed comm dominates.

TABLE I
PER-FLOW CONGESTION ON AN 8:1 THIN-CLOS SPINE VS. THE IDEALIZED CIRCUIT FLOOR (LLAMA-3 8B, NS-3/HPCC; FLOW-COMPLETION-TIME RATIO).

Flow	Size	Slowdown vs. floor
PP cross-stage send	256 MiB	$5.6\times$ (max $8.7\times$)
DP all-reduce (embedding)	15.7 MB	$2.7\times$
DP all-reduce (transformer)	5.5 MB	$2.4\times$
Stage-0 step overhead		+3.8%

III. RESULTS

A. Communication is mostly hidden

For Llama-3 8B at 400 Gbps, comm–compute overlap is 96.9%; the step is 436.9 ms against a 435.67 ms compute floor, exposing only 1.2 ms. Circuit switching has at most this 1.2 ms to recover—the result that frames everything below.

B. The exposed-comm envelope

Holding compute fixed and sweeping inter-node bandwidth (Fig. 1), exposed communication stays under 1.2% of the step above 100 Gbps—the network is hidden and packet switching suffices—then grows super-linearly below 50 Gbps (7.3% at 50 Gbps, 79% at 25 Gbps). The knee at 50–100 Gbps sets a ceiling on what *any* network optimization can recover at a given operating point. The 400 Gbps point reproduces the measured InfiniBand baseline (0.28%, 1.2 ms), anchoring the curve.

C. The congestion multiplier

At a fixed operating point, an over-subscribed multilevel packet fabric inflates the exposed flows non-uniformly (Table I). Cross-stage pipeline (PP) sends—on the pipeline critical path—pay the largest penalty ($5.6\times$), while data-parallel all-reduce stays intra-pod and is far less affected. Contention concentrates on the spine, on exactly the traffic a dedicated circuit would isolate. This single configuration (8:1 thin Clos) gives a +3.8% stage-0 step overhead vs. the circuit floor; a controlled over-subscription sweep (a matched 4:1 fabric) is in progress.

D. The decomposition explains the gap

The two effects compose: the achievable hybrid-fabric win is bounded by the exposed-comm fraction f_{exposed} (Fig. 1)

times the congestion multiplier m_{cong} (Table I). At 400 Gbps the $5.6\times$ multiplier acts on only 1.2 ms of exposed comm, so the step benefit is a few percent—resolving the apparent paradox that circuits deliver large *per-flow* speedups yet small *step-time* gains for dense LLM training. The benefit grows as the operating point crosses the envelope knee; both factors must be non-trivial for a hybrid fabric to pay.

E. Precision-time requirements are met

Precision time makes scheduled circuits deployable; the question is what precision is *required*. Analytical Monte-Carlo sweeps place every requirement within commodity optics: clock skew leaves mean and P99 step time unchanged up to $\sigma \approx 10 \mu\text{s}$ (per-step jitter $\sigma\sqrt{N} \approx 80 \mu\text{s}$ against a 437 ms step; divergence only at $\sigma \geq 1 \text{ ms}$), a TDM slot $\leq 100 \mu\text{s}$ and 10 ns guard (collision probability $\sim 10^{-12}$) are free, and circuit setup is irrelevant up to $\sim 27 \text{ ms}$ because 1F1B scheduling leaves 100 ms–5 s of slack. Synchronization is a prerequisite, not the bottleneck; circuit capacity is.

IV. WHEN PACKET SWITCHING SUFFICES

These results give an actionable boundary. Optimized packet switching alone suffices above the exposed-comm knee ($\gtrsim 100$ Gbps per-GPU inter-node bandwidth at modest DP degree). A precision-time hybrid fabric begins to pay when (i) the exposed-comm fraction is non-trivial (low effective bandwidth, high DP degree, or tight pipeline bubbles) *and* (ii) the fabric is over-subscribed so that critical-path traffic pays a congestion multiplier. For dense LLM training at current bandwidths both conditions are mild, which is why circuits help only modestly today; they become compelling as models push effective per-GPU bandwidth down. Future work scales the packet-level measurements to 70B/405B and to comm-bound regimes (lower bandwidth, expert parallelism) where the envelope predicts the largest gains.

REFERENCES

- [1] S. Rashidi et al., “ASTRA-SIM: Enabling SW/HW Co-Design Exploration for Distributed DL Training,” *ISPASS*, 2020.
- [2] S. Sridharan et al., “Chakra: Advancing Performance Benchmarking via Standardized Execution Traces,” arXiv:2305.14516, 2023.
- [3] Y. Li et al., “HPCC: High Precision Congestion Control,” *SIGCOMM*, 2019.
- [4] ns-3 network simulator. <https://www.nsnam.org>
- [5] H. Ballani et al., “Sirius: A Flat Datacenter Network with Nanosecond Optical Switching,” *SIGCOMM*, 2020.
- [6] N. Jouppi et al., “TPU v4: An Optically Reconfigurable Supercomputer for ML,” *ISCA*, 2023.
- [7] A. Dubey et al., “The Llama 3 Herd of Models,” arXiv:2407.21783, 2024.
- [8] M. Shoeybi et al., “Megatron-LM: Training Multi-Billion Parameter Language Models Using Model Parallelism,” arXiv:1909.08053, 2019.