



Invent. Engineer. Learn.



Blinking LED with Timer Interrupts : Learn Microcontroller with STM8S – Tutorial Part #5

Learn how to blink an LED with microcontroller timers and interrupts. Generate precise timing by programming the built-in timers of STM8S.

VISHNU MOHANAN / 10 MAY 2024 / TUTORIALS



In the last tutorial, we learned how to use the GPIO pins to control an LED. We used the instruction cycle lengths to generate the timing we need. Generating precise timing in that way can be difficult for practical applications. That is why we have dedicated digital **Timers/Counters** built-in to modern microcontrollers. STM8S also have powerful timers that can be easily programmed by the user. In this tutorial, we will learn how to blink the same LED but now with timing generated from programmable timers. We will also use our first interrupt-enabled program. If you missed the previous part of this tutorial series, you can find it below for reading.

Tutorials

Wiring Up & Writing Your First Blink Program Using Assembly Language : Learn Microcontroller with STM8S – Tutorial Part #4

Learn how to write your first Assembly language program for the STM8 microcontroller using the STM8 instruction set and blink and LED.

Contents ^

- 1. What You'll Learn
- 2. Interrupts
 - 2.1 Interrupt Management
- 3. Timer
- 4. Blink with Timer
 - 4.1 Code
 - 4.2 Code Explained
 - 4.2.1 SIM
 - 4.2.2 RIM
 - 4.2.3 WFI
 - **4.2.4 IRET & BRES**
- 5. What's Next
- 6. Links
- 7. Short Link



What You'll Learn

- 1. Learn about software interrupts.
- 2. Learn about timers and counters in STM8S.
- 3. Learn how to use timer interrupts in an Assembly program.

Interrupts

Interrupts are interesting concept in computing and it makes computers practical. We will use an example to show how interrupts are useful. Say you are a baker with two jobs, one is to constantly make new cakes and the second one is to pack cakes when a customer comes to your shop and place an order. You are the only one in the shop and so you have to do both. Now, if there are no orders pending, you can keep making cakes without stopping. But if a customer comes up and ask for a cake, you have to stop making cakes temporarily and start packing the cakes for the customer. So if you are packing cakes, you can not make cakes. You can only do one thing at a time.

Now the problem is, you do not know when a customer is going to come up to your shop and place an order. If you simply wait for customers, you won't be able to make cakes in the first place. If you only focus on making cakes, and don't attend to the customers, you will never sell any cakes. So what's the solution? You can continue making cakes as long as there are no orders pending and whenever you do get an order, you can temporarily stop making cakes and start packing them. Since you can not predict when you are going to get an order, such an event is called an

Asynchronous event. Many events in practical life are asynchronous in nature. Computers will also need to deal with them and they do it through an interrupt logic.



Computer interrupts are events that are not predictable in time (when they happen), but predictable in type. Interrupts temporarily stops the main logic of a program and divert the logic to a subroutine which is normally called an **Interrupt Service Routine** (ISR). ISR is a function that is part of the main code but it is not executed in normal operation. ISRs are only called when their corresponding interrupt occurs. For example, one type of interrupt supported by the STM8 microcontroller is the GPIO input interrupt. It allows a GPIO pin to be configured as input and wait for an interrupt to happen. The interrupt functionality can be enabled from the Px_CR2 register. We will explain more about interrupts in the next tutorial.

There **Maskable** interrupts and **Non-maskable** interrupts. Maskable interrupts are interrupts that can be disabled by a programmer. These are usually low priority interrupts that are not critical. Non-maskable interrupts are critical interrupts that can not be disabled. **RESET**, **TRAP** and **TLI** are the non-maskable interrupts in STM8S. The interrupts are managed by a special logical block called the **Interrupt Controller (ITC)** and it has the following features.

- Management of hardware interrupts:
 - External interrupt capability on most I/O pins with dedicated interrupt vector and edge sensitivity setting per port
 - Peripheral interrupt capability

- Management of software interrupt (TRAP)
- Nested or concurrent interrupt management with flexible interrupt priority and level management:
 - Up to 4 software programmable nesting levels
 - Up to 32 interrupt vectors fixed by hardware
 - 2 non maskable events: RESET, TRAP
 - 1 non-maskable top level hardware interrupt (TLI)

This interrupt management is based on:

- Bit I1 and I0 of the CPU Condition Code register (CCR)
- Software priority registers (ITC_SPRx)
- Reset vector address 0x00 8000 at the beginning of program memory. In devices with boot ROM, the reset initialization routine is programmed in ROM by STMicroelectronics.
- Fixed interrupt vector addresses located at the high addresses of the memory map (0x00 8004 to 0x00 807c) sorted by hardware priority order.




Interrupt Management

What explained in this section can be a little too much to take in first. If you feel like not understanding everything, try skipping this section and see everything in action first. Then later, you can revisit this section to pick up what you need to know. We will also limit the details to an overall minimum. If you need to understand everything in

detail, check out **Chapter 6**, Interrupt Controller, in the **RM0016 – STM8S and STM8AF Series 8-Bit Microcontrollers** document.

The interrupts in STM8S series microcontrollers are managed by the ITC as said earlier. The ITC supports multiple **priorities** for the interrupts. That means, a higher priority ISR can actually interrupt a lower priority ISR. This results in **nested interrupts** capability. Interrupt masking (preventing an interrupt from firing) and priorities are managed by the I1 and I0 bits in the CC register as well as the software priority registers ITC_SPRx. When an interrupt occurs, the following things happen.

- 1. Normal processing is suspended at the end of the current instruction execution.
- 2. The PC, X, Y, A and CCR registers are saved onto the stack.
- 3. Bits I1 and I0 of CCR register are set according to the values in the ITC_SPRX registers corresponding to the serviced interrupt vector.
- 4. The PC is then loaded with the interrupt vector of the interrupt to service and the first instruction of the interrupt service routine is fetched.
- 5. After the ISR is complete, the instruction IRET causes the saved registers to be restored from the stack and normal (even a nested ISR) execution resumes.



STM8S interrupt management flow chart. Source: ST Microelectronics

Following is the interrupt priority levels in STM8S.

Interruptability	Priority	I1	10
Interruptable main	Lowest	1	0
Interruptable level 1		0	1
Interruptable level 2		0	0
Non interruptable	Highest	1	1

STM8S interrupt priority levels

As you can see there can be four interrupt priority levels. When the ITC is in the lowest priority mode, all supported interrupts are enabled and can be serviced. As the priority level is increased, lower priority interrupts are disabled. In the highest priority mode, all software interrupts are disabled and only the hardware interrupts are served. If you are wondering what are all the interrupts supported here, following is a list of all of the interrupt vectors.

IRQ#	Source Block	Description	Wakeup from Halt mode	Wakeup from Active-Halt mode	Vector Address
_	RESET	Reset	Yes	Yes	0×00 8000
_	TRAP	Software interrupt	-	_	0×00 8004
0	TLI	External top level interrupt	-	_	0x00 8008
1	AWU	Auto wake up from halt	-	Yes	0x00 800C
2	CLK	Clock controller	_	_	0x00 8010
3	EXTIO	Port A external	Yes ¹	Yes ¹	0x00

IRQ#	Source Block	Description	Wakeup from Halt mode	Wakeup from Active-Halt mode	Vector Address
		interrupts			8014
4	EXTI1	Port B external interrupts	Yes	Yes	0x00 8018
5	EXT12	Port C external interrupts	Yes	Yes	0x00 801C
6	EXT13	Port D external interrupts	Yes	Yes	0×00 8020
7	EXTI4	Port E external interrupts	Yes	Yes	0x00 8024
8	Reserved	-	-	_	0x00 8028
9	Reserved	_	-	_	0x00 802C
10	SPI	End of transfer	Yes	Yes	0x00 8030
11	TIM1	TIM1 update/ overflow/ underflow/ trigger/ break	_	_	0x00 8034
12	TIM1	TIM1 capture/ compare	-	_	0x00 8038
13	TIM2	TIM2 update/ overflow	-	-	0x00 803C

IRQ#	Source Block	Description	Wakeup from Halt mode	Wakeup from Active-Halt mode	Vector Address
14	TIM2	TIM2 capture/ compare	-	_	0x00 8040
15	Reserved	_	_	_	0×00 8044
16	Reserved	_	_	_	0x00 8048
17	UART1	Tx complete	_	_	0x00 804C
18	UART1	Receive register DATA FULL	-	_	0×00 8050
19	12C	12C interrupt	Yes	Yes	0x00 8054
20	Reserved	_	-	_	0x00 8058
21	Reserved	_	_	_	0x00 805C
22	ADC1	ADC1 end of conversion/ analog watchdog interrupt	_	_	0x00 8060
23	TIM4	TIM4 update/ overflow	-	_	0×00 8064
24	Flash	EOP/WR_PG_DIS	_	_	0×00 8068

IRQ #	Source Block	Description	Wakeup from Halt mode	Wakeup from Active-Halt mode	Vector Address
		Reserved			0x00 806C to 0x00 807C


Interrupt vector table for STM8S103F3P6

That makes 32 of them. Among these, the first three are exclusive hardware interrupts and they will be served regardless of the state of the I1 and I0 bits. That means, when I1 and I0 are 11, only RESET, TRAP and TLI are served. Everything else is disabled. The priorities of the remaining software interrupts can be programmed via the corresponding ITC_SPRx register. Following is a list of all of them.

	7 6	. 5 4		3	2	1	0
ITC_SPR1	VECT3SPR[1:0]	VECT2SPR[1:0]	VECT2SPR[1:0]		VECT1SPR[1:0]		SPR[1:0]
ITC_SPR2	VECT7SPR[1:0]	VECT6SPR[1:0]	VECT6SPR[1:0] VECT5SPR[1:0]		VECT48	SPR[1:0]	
ITC_SPR3	VECT11SPR[1:0]	VECT10SPR[1:0]	VECT9SPR[1:0] VECT8SI		VECT9SPR[1:0]		SPR[1:0]
ITC_SPR4	VECT15SPR[1:0]	PR[1:0] VECT14SPR[1:0] VECT13SPR[1:0]		SPR[1:0]	VECT12SPR[1:0]		
ITC_SPR5	VECT19SPR[1:0]	VECT18SPR[1:0]		VECT17SPR[1:0]		VECT16SPR[1:0]	
ITC_SPR6	VECT23SPR[1:0]	VECT22SPR[1:0]		VECT21SPR[1:0]		VECT20SPR[1:0]	
ITC_SPR7	VECT27SPR[1:0]	VECT26SPR[1:0]		VECT25SPR[1:0]		VECT24SPR[1:0]	
ITC_SPR8	Reserved		VECT29SPR[1:0]		VECT28	SPR[1:0]	
	rw			rw	rw	rw	rw

ITC_SPR priority level registers

Following is the interrupt priority decision process.



Interrupt priority decision process

Funny Sports Girls: 25 Photo

25 funniest cases in sports with girls.

Lite-story

Timer

A **Timer** inside a microcontroller is actually a **Digital Counter**. A digital counter can count the number of times the state of its input changes. You can use, for example, a square wave signal as the input to a counter and each time a transition occurs, the value of the counter advances by one. This is best demonstrated in the following animation.

A counter value is usually reset to 0 before starting. Each time a LOW to HIGH transition (**Rising Edge**) occurs, the counter advances its value by 1. Since a rising

edge only occurs after each complete cycle of a square wave, the counter will essentially be counting the pulses. If we reset the counter after every 1 second, we will count the frequency of the square wave, which is how most of the frequency counters work. If we can measure the frequency of a signal, we can also calculate the time period. But this requires a reference timing event. One of the easiest to find a timing reference in a microcontroller systems is the Crystal oscillator circuit. Quartz crystals are very precise in generating clock signals for microprocessors. If we know the frequency of the crystal, we can calculate the time period. For example, the **16** MHz clock of the STM8 microcontroller has a time period of,

Cycle Period = 1 /
$$(16 \times 10^6)$$
 = 62.5 ns $(62.5 \times 10^{-9} \text{ S})$

That means, the time between a rising edge to the next rising edge is around **62.5 nanoseconds**. Now we can start understanding the Timers and Counters inside the STM8 microcontroller. Microcontrollers in the STM8S family can have up to three different types of timers.

- 1. Advanced Timers 16-bit timer denoted as TIM1.
- 2. General Purpose Timers 16-bit timers denoted as TIM2, TIM3 or TIM5.
- 3. Basic Timers 8-bit timers denoted as TIM4 or TIM6.

The STM8S103F3 on the STM8S-Blue board has the following timers.

- 1. One Advanced Timer TIM1 (16-bit)
- 2. One General Purpose Timer TIM2 (16-bit)
- 3. One Basic Timer TIM4 (8-bit)

Following are the timer characteristics in STM8. We will explain all of them further down.

Symbol	Parameter	Min	Тур	Max	Unit
t _{w(ICAP)in}	Input capture pulse time	2			t _{MASTER}
t _{res(TIM)}	res(TIM) Timer resolution time				t _{MASTER}
Boo	Timer resolution with 16-bit counter		16		bit
Res _{TIM}	Timer resolution with 8-bit counter		8		bit
tcounter	t _{COUNTER} Counter clock period when internal clock is selected		1		t _{MASTER}
	Maximum possible count with 16-bit counter			65,536	t _{MASTER}
t _{MAX_COUNT}	Maximum possible count with 8-bit counter			256	t _{MASTER}

STM8S timer characteristics

Following is the comparison between the different types of timers and what makes them different.

Timer	Counter resol- ution	Counter type	Prescaler factor	Capture/ compare chan- nels	Comple- mentary outputs	Repet- ition counter	External trigger input	External break input	Timer synchro- nization/ chaining			
TIM1 (advanced control timer)		Up/down	Any integer from 1 to 65536	4	3	Yes	1	1	With TIM5/ TIM6			
TIM2 (general purpose timer)	16-bit	16-bit Up	Any power of 2 from 1 to 32768	3	None							
TIM3 (general purpose timer)				2		(\$	0	0	No			
TIM4 (basic timer)	8-bit		Any power of 2 from 1 to 128	0								
TIM5 (general purpose timer)	16-bit	Up	Any power of 2 from 1 to 32768	3	None		1 (shared with TIM1) 0	Yes				
TIM6 (basic timer)	8-bit		Any power of 2 from 1 to 128	0			0					

STM8S timer comparison

The **resolution of a timer** is the maximum size of the counter. For example a 16-bit timer has a 16-bit counter value and can count from 0 to 65535, which is a total of **65536** counts. An 8-bit timer on the other hand, can only count up to 255 (256 counts). After the maximum count is reached, the counter has to be reset to 0 or

some other value. The higher the resolution a timer has, the better will be the time precision.

Counters can count up or down. This simply refers to how the counter value is changed for each input. If the value is incremented for each pulse input, it is called an **Up Counter**. If the value is decremented for each input, it is called a **Down Counter**. Counters that supports both up and down function can be programmed for the type of counting.


A **Capture Mode** in a timer is how it detects the presence of a pulse or an event. This can be programmed to be different events such as rising edge, falling edge, every fourth rising edge etc. **Compare Mode** in timer is a special operation that triggers an action when the captured count matches a preset value. For example, we can program the compare value to 16 and wait for that many pulses to be counted before an action is triggered.

We are first going to use the only general purpose timer the STM8 has; TIM2 . Following are the features of the TIM2 .

- 16-bit up counting auto-reload counter.
- 4-bit programmable prescaler allowing the counter clock frequency to be divided "on the fly" by any power of 2 from 1 to 32768.

- 3 independent channels for:
 - Input capture
 - Output compare
 - PWM generation (edge-aligned mode)
- Interrupt request generation on the following events:
 - Update: counter overflow, counter initialization (by software)
 - Input capture
 - Output compare

Following is the block diagram of TIM2.



TIM2/TIM3 functional block diagram. Source: ST Microelectronics

f_{MASTER} is the internal input clock for the timer. This is a square wave signal that acts as a reference clock signal for the timer. A **Prescaler** is a value by which you can divide the input signal. For example, if the master frequency is 10 Hz and we want to divide the signal by 2, we can load the prescaler with 2 and it will produce 5 Hz at the output. How, you are wondering? The prescaler is a counter itself, that counts the input pulses and only produce an output pulse when the input pulse count matches the prescaler value. So each time the prescaler counter counts 2 pulses, it produces a single output pulse. This essentially divides the master clock by two.

An **Auto-reload Register** is a memory location where you can save a value, which will be loaded to the main counter register when it overflows. We will see how this feature is used in our example program.

Apart from the internal master clock, the timers/counters can also count external pulses using the capture/compare blocks. The inputs of the timers will be tied to multiple GPIO pins for this. Each such input is called a **channel** of the timer. Similarly, GPIO pins can also be used to output signals from the timers. These are also called channels. The timer we are going to use, TIM2 has three independent channels that can be used as either input or output. As you can also see from the block diagram, timers can also generate different interrupts.

Blink with Timer

The functions of a timer is best explained with an example program. The **Blink** program we last used will be rewritten to use a timer interrupt to generate accurate delay between switching the LED on and off. So instead of using NOP instruction to "waste" the time of the CPU, it can perform something useful while the timer takes care of timing. Let's start with the code.

Code

```
1 .stm8
2
3 ; STM8 assembler demo:
```

```
4 ; LED blinking on a timer interrupt
5 ; Version 0.1
7 ; LED pin index on Port B
8 LED
           EOU
9
10 ; Code start
11 .org 0x8080
12
13 .include "stm8s103.inc"
14
15 ; Main program body
16 start:
17
       SIM
                                    ; Disable interrupts
18
                                    ; Set the LED pin as output
       BSET
              PB_DDR, #LED
                                    ; Set the LED pin as push-pull
19
       BSET PB_CR1, #LED
20
21
       MOV
               TIM2_ARRH, #0x7A
                                  ; Set the auto-reload value to 31250
22
       MOV
               TIM2_ARRL, #0x12
                                    ; which should give us the interrupt inte
23
                                    ; 1 / (2000000 / 32 / 31250) = 0.5 s
24
               TIM2_PSCR, #5
                                    ; Set the prescaler to divide the clock t
       MOV
25
       BSET
               TIM2_IER, #0
                                    ; Enable update interrupt
26
                                    ; Enable interrupts
       RIM
27
28
               TIM2_CR1, #0
       BSET
                                    ; Enable the timer
29
30 loop:
                                    ; wait for an interrupt
31
       WFI
       JP
                                    ; loop forever
32
               loop
33
34 ; TIM2 update/overflow handler
35 .func tim2_overflow
               PB_ODR, #LED
36
       BCPL
                                    ; Toggle the LED pin
                                    ; Reset timer's update interrupt flag
37
       BRES
               TIM2_SR1, #0
38
       IRET
39 .endf
40
41 ; Interrupt vectors
42 .org 0x8000
43
      INT
                                        ; RESET handler, jump to the main pro
               start
44
45 .org 0x803c
46
      INT tim2_overflow
                                        ; IRQ13: TIM2 update/overflow interru
```

Code Explained

Only new features or instructions will be explained from here on. Instructions that are covered in the previous examples are not explained again. We hope that you still re-

the instructions we learned and if you have any doubts, feel free to check the previous examples.

```
13 .include "stm8s103.inc"
```

This line uses the <code>.include</code> directive to include an external assembly file containing all of the constant symbols. Yes, we can split a large program into smaller and reusable chunks and ask the Assembler to combine them. The file <code>stm8s103.inc</code> contains a few extra directives that describes the features of the specific microcontroller we are using. It has the following contents.

```
13 ; vim: ft=asm
14 .stm8
15
16 ; MCU family selection
17 .define STM8S103
18 .define STM8_ACCESS_LINE
19 .define STM8_LOW_DENSITY
20
21 ; Optional peripherals
22 .define STM8_HAS_ADC1
23 .define STM8_HAS_BEEP
24 .define STM8_HAS_TIM2
25 .define STM8_HAS_TIM4
26 .define STM8_HAS_UART1
27
28 .include "stm8s.inc"
```

.define is a new Assembler directive that creates a constant value. When a value is defined, you can add a value or an expression. It is also used to check the presence of features. The usage is similar to the #define macro in C/C++ language. Here we are using the macros to define a features supported by the STM8S103 series microcontrollers.

At the end of the file, you also see the inclusion of another file. And yes, you can nest the include files like that. So when you add the stm8s103.inc file to your main code,
the stm8s.inc is automatically included. Such file inclusions are referred to as **nested dependencies**. The stm8s.inc file has a long list of macros.

```
13 ; vim: ft=asm
14 .stm8
15
16 ;
17 ; Common memory layout definitions
18 ;
19 RAM_START
                  eau 0x0000
20 EEPROM_START
                 egu 0x4000
21 ROM_START
                   egu 0x8000
22 ; Interrupt vectors occupy first 128 bytes of Flash
23 VECTORS_START
                  egu 0x8000
24 ; Code/data sections starts just after the vectors
25 CODE_START equ 0x8080
26
27 ;
28 ; Unique ID
29 ;
30 U ID
               equ 0x4865 ; Unique ID (96-bits)
31 U_ID_SIZE equ (96 / 8) ; Length of the UID
32
33 ;
34 ; GPIO
35 ;
36 PA_ODR
               equ 0x5000 ; Port A data output latch register
37 PA_IDR
               equ 0x5001 ; Port A input pin value register
               egu 0x5002 ; Port A data direction register
38 PA_DDR
39 PA_CR1
               equ 0x5003 ; Port A control register 1
40 PA_CR2
               equ 0x5004 ; Port A control register 2
41
42 PB_ODR
               equ 0x5005 ; Port B data output latch register
43 PB_IDR
               equ 0x5006; Port B input pin value register
44 PB_DDR
               egu 0x5007; Port B data direction register
45 PB_CR1
               equ 0x5008; Port B control register 1
46 PB_CR2
               equ 0x5009 ; Port B control register 2
47
48 PC_ODR
               equ 0x500A ; Port C data output latch register
49 PC_IDR
               equ 0x500B ; Port C input pin value register
50 PC_DDR
               equ 0x500C; Port C data direction register
51 PC_CR1
               equ 0x500D ; Port C control register 1
               equ 0x500E ; Port C control register 2
52 PC_CR2
53
54 PD_ODR
               equ 0x500F; Port D data output latch register
               equ 0x5010 ; Port D input pin value register
55 PD_IDR
56 PD_DDR
               equ 0x5011 ; Port D data direction register
57 PD_CR1
               equ 0x5012 ; Port D control register 1
               equ 0x5013 ; Port D control register 2
58 PD_CR2
59
60 PE_ODR
               equ 0x5014 ; Port E data output latch register
               equ 0x5015 ; Port E input pin value register
61 PE_IDR
62 PE_DDR
               equ 0x5016 ; Port E data direction register
63 PE_CR1
               equ 0x5017 ; Port E control register 1
```

```
64 PE_CR2
                equ 0x5018; Port E control register 2
65
66 PF_ODR
                equ 0x5019; Port F data output latch register
67 PF_IDR
                equ 0x501A ; Port F input pin value register
68 PF_DDR
                equ 0x501B ; Port F data direction register
69 PF_CR1
                equ 0x501C; Port F control register 1
70 PF_CR2
                equ 0x501D ; Port F control register 2
71 .ifdef STM8_HAS_PORT_G
72 PG_ODR
                equ 0x501E ; Port G data output latch register
73 PG IDR
                equ 0x501F; Port G input pin value register
                egu 0x5020 ; Port G data direction register
74 PG_DDR
                equ 0x5021 ; Port G control register 1
75 PG_CR1
76 PG CR2
                equ 0x5022 ; Port G control register 2
77 .endif
78 .ifdef STM8_HAS_PORT_H
79 PH ODR
                equ 0x5023 ; Port H data output latch register
80 PH_IDR
                equ 0x5024 ; Port H input pin value register
81 PH_DDR
                egu 0x5025 ; Port H data direction register
82 PH CR1
                equ 0x5026 ; Port H control register 1
83 PH_CR2
                equ 0x5027 ; Port H control register 2
84 .endif
85 .ifdef STM8_HAS_PORT_I
86 PI_ODR
                equ 0x5028 ; Port I data output latch register
87 PI_IDR
                equ 0x5029 ; Port I input pin value register
88 PI_DDR
                equ 0x502A ; Port I data direction register
89 PI_CR1
                equ 0x502B ; Port I control register 1
                equ 0x502C ; Port I control register 2
90 PI_CR2
91 .endif
92
93 ;
94 ; FLASH
95;
96 FLASH_CR1 equ 0x505A ; Flash control register 1
97 FLASH_CR2 equ 0x505B; Flash control register 2
98 FLASH_NCR2 equ 0x505C ; Flash complementary control register 2
                equ 0x505D ; Flash protection register
99 FLASH_FPR
100 FLASH_NFPR equ 0x505E ; Flash complementary protection register
101 FLASH_IAPSR equ 0x505F; Flash in-application programming status registe
102 FLASH_PUKR equ 0x5062 ; Flash program memory unprotection register
103 FLASH_DUKR equ 0x5064 ; Data EEPROM unprotection register
104
105 ;
106 ; ITC
107 ;
108 EXTI_CR1
                equ 0x50A0 ; External interrupt control register 1
109 EXTI_CR2
                equ 0x50A1 ; External interrupt control register 2
110
111 ;
112 ; RST
113 ;
               equ 0x50B3 ; Reset status register
114 RST_SR
115
```

```
116 ;
117 ; CLK
118 ;
119 CLK_ICKR
                   equ 0x50C0 ; Internal clock control register
120 CLK ECKR
                   equ 0x50C1 ; External clock control register
                   equ 0x50C3 ; Clock master status register
121 CLK_CMSR
                   equ 0x50C4 ; Clock master switch register
122 CLK_SWR
123 CLK_SWCR
                   equ 0x50C5 ; Clock switch control register
                   equ 0x50C6 ; Clock divider register
124 CLK_CKDIVR
125 CLK_PCKENR1
                  egu 0x50C7; Peripheral clock gating register 1
                   equ 0x50C8 ; Clock security system register
126 CLK_CSSR
                   equ 0x50C9 ; Configurable clock control register
127 CLK_CCOR
128 CLK_PCKENR2 equ 0x50CA; Peripheral clock gating register 2
129 .ifdef STM8_HAS_CAN
130 CLK_CANCCR equ 0x50CB; CAN clock control register
131 .endif
132 CLK_HSITRIMR equ 0x50CC; HSI clock calibration trimming register
133 CLK_SWIMCCR equ 0x50CD ; SWIM clock control register
134
135 ;
136 ; WWDG
137 ;
138 WWDG_CR equ 0x50D1; WWDG control register
              equ 0x50D2 ; WWDG window register
139 WWDG_WR
140
141 ;
142 ; IWDG
143 ;
144 IWDG_KR equ 0x50E0 ; IWDG key register
              equ 0x50E1 ; IWDG prescaler register
145 IWDG_PR
146 IWDG_RLR equ 0x50E2 ; IWDG reload register
147
148 ;
149 ; AWU
150 ;
               equ 0x50F0 ; AWU control/status register 1
151 AWU_CSR
              equ 0x50F1 ; AWU asynchronous prescaler buffer register
152 AWU_APR
153 AWU_TBR
               equ 0x50F2; AWU timebase selection register
154
155 ;
156 ; BEEP
157 ;
158 .ifdef STM8_HAS_BEEP
             equ 0x50F3 ; BEEP control/status register
159 BEEP_CSR
160 .endif
161
162 ;
163 ; SPI
164 ;
             equ 0x5200 ; SPI control register 1
165 SPI_CR1
166 SPI_CR2
               equ 0x5201 ; SPI control register 2
               equ 0x5202 ; SPI interrupt control register
167 SPI_ICR
```

```
7/8/24, 9:42 PN
```

```
equ 0x5203 ; SPI status register
168 SPI_SR
                equ 0x5204 ; SPI data register
169 SPI DR
                equ 0x5205 ; SPI CRC polynomial register
170 SPI_CRCPR
171 SPI_RXCRCR equ 0x5206 ; SPI Rx CRC register
172 SPI_TXCRCR equ 0x5207 ; SPI Tx CRC register
173
174 ;
175 ; I2C
176 ;
177 I2C CR1
                equ 0x5210 ; I2C control register 1
                equ 0x5211 ; I2C control register 2
178 I2C_CR2
179 I2C_FREQR
                equ 0x5212 ; I2C frequency register
180 I2C_OARL
                equ 0x5213; I2C own address register low
                equ 0x5214 ; I2C own address register high
181 I2C_OARH
                equ 0x5216 ; I2C data register
182 I2C_DR
183 I2C_SR1
                equ 0x5217 ; I2C status register 1
184 I2C_SR2
                equ 0x5218 ; I2C status register 2
                equ 0x5219 ; I2C status register 3
185 I2C_SR3
186 I2C_ITR
                equ 0x521A ; I2C interrupt control register
187 I2C_CCRL
                equ 0x521B ; I2C clock control register low
                equ 0x521C; I2C clock control register high
188 I2C_CCRH
189 I2C_TRISER equ 0x521D ; I2C TRISE registerr
190 I2C_PECR
                equ 0x521E ; I2C packet error checking register
191
192 ;
193 ; UART1
194:
195 .ifdef STM8_HAS_UART1
             egu 0x5230 ; UART1 status register
196 UART1_SR
                equ 0x5231 ; UART1 data register
197 UART1_DR
198 UART1_BRR1 equ 0x5232 ; UART1 baud rate register 1
199 UART1_BRR2 equ 0x5233 ; UART1 baud rate register 2
200 UART1_CR1 equ 0x5234 ; UART1 control register 1
201 UART1_CR2 equ 0x5235 ; UART1 control register 2
202 UART1_CR3 equ 0x5236 ; UART1 control register 3
203 UART1_CR4 equ 0x5237 ; UART1 control register 4
204 UART1_CR5 equ 0x5238 ; UART1 control register 5
205 UART1_GTR equ 0x5239 ; UART1 guard time register
206 UART1_PSCR equ 0x523A ; UART1 prescaler register
207
    .endif
208
209 ;
210 ; UART2
211 ;
    .ifdef STM8_HAS_UART2
213 UART2_SR equ 0x5240 ; UART2 status register
214 UART2_DR
                equ 0x5241 ; UART2 data register
215 UART2_BRR1 equ 0x5242 ; UART2 baud rate register 1
216 UART2_BRR2 equ 0x5243 ; UART2 baud rate register 2
217 UART2_CR1 equ 0x5244 ; UART2 control register 1
218 UART2_CR2 equ 0x5245 ; UART2 control register 2
              equ 0x5246 ; UART2 control register 3
219 UART2_CR3
```

```
equ 0x5247; UART2 control register 4
220 UART2_CR4
              egu 0x5248 ; UART2 control register 5
221 UART2 CR5
222 UART2_CR6 equ 0x5249 ; UART2 control register 6
223 UART2_GTR
                equ 0x524A ; UART2 guard time register
224 UART2_PSCR equ 0x524B ; UART2 prescaler register
225
    .endif
226
227 ;
228 ; UART3
229 :
230
    .ifdef STM8_HAS_UART3
231 UART3_SR
                equ 0x5240 ; UART3 status register
232 UART3 DR
                equ 0x5241 ; UART3 data register
233 UART3_BRR1 equ 0x5242 ; UART3 baud rate register 1
234 UART3_BRR2 equ 0x5243 ; UART3 baud rate register 2
235 UART3_CR1 equ 0x5244 ; UART3 control register 1
236 UART3_CR2 equ 0x5245 ; UART3 control register 2
237 UART3_CR3 equ 0x5246 ; UART3 control register 3
238 UART3_CR4 equ 0x5247 ; UART3 control register 4
239 UART3_CR6 equ 0x5249 ; UART3 control register 6
    .endif
240
241
242 ;
243 ; TIM1
244 ;
                equ 0x5250 ; TIM1 control register 1
245 TIM1_CR1
                equ 0x5251; TIM1 control register 2
246 TIM1_CR2
                equ 0x5252 ; TIM1 slave mode control register
247 TIM1_SMCR
                egu 0x5253 ; TIM1 external trigger register
248 TIM1_ETR
                equ 0x5254 ; TIM1 interrupt enable register
249 TIM1_IER
                equ 0x5255 ; TIM1 status register 1
250 TIM1_SR1
                equ 0x5256 ; TIM1 status register 2
251 TIM1_SR2
                equ 0x5257; TIM1 event generation register
252 TIM1_EGR
                equ 0x5258 ; TIM1 capture/compare mode register 1
253 TIM1_CCMR1
254 TIM1_CCMR2
                equ 0x5259 ; TIM1 capture/compare mode register 2
                equ 0x525A ; TIM1 capture/compare mode register 3
255 TIM1_CCMR3
256 TIM1_CCMR4 equ 0x525B ; TIM1 capture/compare mode register 4
257 TIM1_CCER1
                equ 0x525C; TIM1 capture/compare enable register 1
258 TIM1_CCER2
                equ 0x525D ; TIM1 capture/compare enable register 2
259 TIM1_CNTRH equ 0x525E ; TIM1 counter high
                equ 0x525F ; TIM1 counter low
260 TIM1_CNTRL
261 TIM1_PSCRH equ 0x5260 ; TIM1 prescaler register high
262 TIM1_PSCRL equ 0x5261 ; TIM1 prescaler register low
                equ 0x5262 ; TIM1 auto-reload register high
263 TIM1_ARRH
264 TIM1_ARRL
                equ 0x5263 ; TIM1 auto-reload register low
265 TIM1_RCR
                equ 0x5264 ; TIM1 repetition counter register
266 TIM1_CCR1H equ 0x5265 ; TIM1 capture/compare register 1 high
267 TIM1_CCR1L
                equ 0x5266 ; TIM1 capture/compare register 1 low
268 TIM1_CCR2H equ 0x5267 ; TIM1 capture/compare register 2 high
269 TIM1_CCR2L
                equ 0x5268 ; TIM1 capture/compare register 2 low
270 TIM1_CCR3H equ 0x5269 ; TIM1 capture/compare register 3 high
                equ 0x526A ; TIM1 capture/compare register 3 low
271 TIM1_CCR3L
```

```
272 TIM1_CCR4H equ 0x526B ; TIM1 capture/compare register 4 high
273 TIM1_CCR4L equ 0x526C ; TIM1 capture/compare register 4 low
                equ 0x526D ; TIM1 break register
274 TIM1_BKR
                equ 0x526E ; TIM1 dead-time register
275 TIM1_DTR
                equ 0x526F ; TIM1 output idle state register
276 TIM1_OISR
277
278 ;
279 ; TIM2
280 ;
281
    .ifdef STM8 HAS TIM2
                equ 0x5300 ; TIM2 control register 1
282 TIM2_CR1
283
    .ifdef STM8_LOW_DENSITY
284 TIM2 IER
                equ 0x5303 ; TIM2 interrupt enable register
285 TIM2_SR1
                equ 0x5304 ; TIM2 status register 1
                equ 0x5305 ; TIM2 status register 2
286 TIM2_SR2
287 TIM2_EGR
                equ 0x5306; TIM2 event generation register
288 TIM2_CCMR1 equ 0x5307 ; TIM2 capture/compare mode register 1
289 TIM2_CCMR2 equ 0x5308 ; TIM2 capture/compare mode register 2
290 TIM2_CCMR3 equ 0x5309 ; TIM2 capture/compare mode register 3
291 TIM2_CCER1 equ 0x530A ; TIM2 capture/compare enable register 1
292 TIM2_CCER2 equ 0x530B; TIM2 capture/compare enable register 2
293 TIM2_CNTRH equ 0x530C; TIM2 counter high
294 TIM2_CNTRL equ 0x530D ; TIM2 counter low
                equ 0x530E ; TIM2 prescaler register
295 TIM2_PSCR
                equ 0x530F ; TIM2 auto-reload register high
296 TIM2_ARRH
                egu 0x5310 ; TIM2 auto-reload register low
297 TIM2_ARRL
298 TIM2_CCR1H equ 0x5311 ; TIM2 capture/compare register 1 high
299 TIM2_CCR1L equ 0 \times 5312; TIM2 capture/compare register 1 low
300 TIM2_CCR2H equ 0x5313 ; TIM2 capture/compare register 2 high
301 TIM2_CCR2L equ 0x5314 ; TIM2 capture/compare register 2 low
302 TIM2_CCR3H equ 0x5315 ; TIM2 capture/compare register 3 high
303 TIM2_CCR3L
                equ 0x5316 ; TIM2 capture/compare register 3 low
304 .else
                equ 0x5301 ; TIM2 interrupt enable register
305 TIM2_IER
306 TIM2_SR1
                equ 0x5302 ; TIM2 status register 1
                equ 0x5303 ; TIM2 status register 2
307 TIM2_SR2
                equ 0x5304 ; TIM2 event generation register
308 TIM2_EGR
309 TIM2_CCMR1
                equ 0x5305 ; TIM2 capture/compare mode register 1
310 TIM2_CCMR2
                equ 0x5306 ; TIM2 capture/compare mode register 2
311 TIM2_CCMR3 equ 0x5307 ; TIM2 capture/compare mode register 3
312 TIM2_CCER1
                equ 0x5308; TIM2 capture/compare enable register 1
313 TIM2_CCER2
                equ 0x5309 ; TIM2 capture/compare enable register 2
314 TIM2_CNTRH equ 0x530A ; TIM2 counter high
315 TIM2_CNTRL equ 0x530B ; TIM2 counter low
316 TIM2_PSCR
                equ 0x530C ; TIM2 prescaler register
317 TIM2_ARRH
                equ 0x530D ; TIM2 auto-reload register high
318 TIM2_ARRL
                equ 0x530E ; TIM2 auto-reload register low
319 TIM2_CCR1H equ 0x530F ; TIM2 capture/compare register 1 high
320 TIM2_CCR1L equ 0 \times 5310; TIM2 capture/compare register 1 low
321 TIM2_CCR2H equ 0x5311 ; TIM2 capture/compare register 2 high
                equ 0x5312 ; TIM2 capture/compare register 2 low
322 TIM2_CCR2L
   TIM2_CCR3H equ 0x5313 ; TIM2 capture/compare register 3 high
323
```

```
324 TIM2_CCR3L equ 0x5314 ; TIM2 capture/compare register 3 low
325 .endif
326 .endif
327
328 ;
329 ; TIM3
330 ;
331
   .ifdef STM8_HAS_TIM3
332 TIM3_CR1 equ 0x5320 ; TIM3 control register 1
333 TIM3 IER
                equ 0x5321 ; TIM3 interrupt enable register
334 TIM3_SR1 equ 0x5322 ; TIM3 status register 1
335 TIM3_SR2 equ 0x5323 ; TIM3 status register 2
336 TIM3_EGR equ 0x5324 ; TIM3 event generation register
337 TIM3_CCMR1 equ 0x5325 ; TIM3 capture/compare mode register 1
338 TIM3_CCMR2 equ 0x5326 ; TIM3 capture/compare mode register 2
339 TIM3_CCER1 equ 0x5327 ; TIM3 capture/compare enable register 1
340 TIM3_CNTRH equ 0x5328 ; TIM3 counter high
341 TIM3_CNTRL equ 0x5329 ; TIM3 counter low
342 TIM3_PSCR equ 0x532A ; TIM3 prescaler register
343 TIM3_ARRH equ 0x532B ; TIM3 auto-reload register high
344 TIM3_ARRL equ 0x532C ; TIM3 auto-reload register low
345 TIM3_CCR1H equ 0x532D ; TIM3 capture/compare register 1 high
346 TIM3_CCR1L equ 0x532E ; TIM3 capture/compare register 1 low
347 TIM3_CCR2H equ 0x532F; TIM3 capture/compare register 2 high
348 TIM3_CCR2L equ 0 \times 5330; TIM3 capture/compare register 2 low
349
    .endif
350
351 ;
352 ; TIM4
353
354 .ifdef STM8_HAS_TIM4
355 TIM4_CR1
                equ 0x5340 ; TIM4 control register 1
356 .ifdef STM8_LOW_DENSITY
357 TIM4_IER equ 0x5343 ; TIM4 interrupt enable register
358 TIM4_SR equ 0x5344 ; TIM4 status register
359 TIM4_EGR equ 0x5345; TIM4 event generation register
360 TIM4_CNTR equ 0x5346 ; TIM4 counter
361 TIM4_PSCR equ 0x5347 ; TIM4 prescaler register
362 TIM4_ARR equ 0x5348 ; TIM4 auto-reload register
363 .else
364 TIM4_IER equ 0x5341 ; TIM4 interrupt enable register
                equ 0x5342 ; TIM4 status register
365 TIM4_SR
366 TIM4_EGR equ 0x5343 ; TIM4 event generation register
367 TIM4_CNTR equ 0x5344 ; TIM4 counter
368 TIM4_PSCR equ 0x5345 ; TIM4 prescaler register
369 TIM4_ARR
             equ 0x5346 ; TIM4 auto-reload register
370 .endif
371
    .endif
372
373 ;
374 ; TIM5
375
```

```
376 .ifdef STM8_HAS_TIM5
377 TIM5 CR1
                equ 0x5300 ; TIM5 control register 1
                equ 0x5301; TIM5 control register 2
378 TIM5_CR2
379 TIM5_SMCR
                equ 0x5302 ; TIM5 slave mode control register
380 TIM5_IER
                equ 0x5303 ; TIM5 interrupt enable register
                equ 0x5304 ; TIM5 status register 1
381 TIM5_SR1
                equ 0x5305 ; TIM5 status register 2
382 TIM5_SR2
                equ 0x5306 ; TIM5 event generation register
383 TIM5_EGR
384 TIM5_CCMR1 equ 0x5307 ; TIM5 capture/compare mode register 1
385 TIM5_CCMR2 equ 0x5308 ; TIM5 capture/compare mode register 2
386 TIM5_CCMR3 equ 0x5309 ; TIM5 capture/compare mode register 3
387 TIM5_CCER1 equ 0x530A ; TIM5 capture/compare enable register 1
388 TIM5_CCER2 equ 0x530B; TIM5 capture/compare enable register 2
389 TIM5_CNTRH equ 0x530C ; TIM5 counter high
390 TIM5_CNTRL equ 0x530D; TIM5 counter low
391 TIM5_PSCR
                equ 0x530E ; TIM5 prescaler register
392 TIM5_ARRH
                equ 0x530F ; TIM5 auto-reload register high
                equ 0x5310 ; TIM5 auto-reload register low
393 TIM5_ARRL
394 TIM5_CCR1H equ 0x5311 ; TIM5 capture/compare register 1 high
395 TIM5_CCR1L equ 0x5312; TIM5 capture/compare register 1 low
396 TIM5_CCR2H equ 0x5313 ; TIM5 capture/compare register 2 high
397 TIM5_CCR2L equ 0x5314; TIM5 capture/compare register 2 low
398 TIM5_CCR3H equ 0x5315 ; TIM5 capture/compare register 3 high
399 TIM5_CCR3L equ 0x5316 ; TIM5 capture/compare register 3 low
    .endif
400
401
402 ;
403 ; TIM6
404 ;
405 .ifdef STM8_HAS_TIM6
406 TIM6_CR1 equ 0x5340 ; TIM6 control register 1
                equ 0x5341; TIM6 control register 2
407 TIM6_CR2
                equ 0x5342 ; TIM6 slave mode control register
408 TIM6_SMCR
409 TIM6_IER equ 0x5343 ; TIM6 interrupt enable register
410 TIM6_SR
                equ 0x5344 ; TIM6 status register
                equ 0x5345 ; TIM6 event generation register
411 TIM6_EGR
412 TIM6_CNTR equ 0x5346 ; TIM6 counter
413 TIM6_PSCR equ 0x5347 ; TIM6 prescaler register
414 TIM6_ARR
                equ 0x5348 ; TIM6 auto-reload register
415
    .endif
416
417
418 ; ADC1
419 ;
420 .ifdef STM8_HAS_ADC1
421 ADC_DB0RH equ 0x53E0 ; ADC channel 0 data buffer register high
422 ADC_DB0RL
                equ 0x53E1; ADC channel 0 data buffer register low
423 ADC_DB1RH equ 0x53E2 ; ADC channel 1 data buffer register high
424 ADC_DB1RL equ 0x53E3 ; ADC channel 1 data buffer register low
425 ADC_DB2RH
                equ 0x53E4 ; ADC channel 2 data buffer register high
426 ADC_DB2RL
                equ 0x53E5 ; ADC channel 2 data buffer register low
                equ 0x53E6 ; ADC channel 3 data buffer register high
427 ADC_DB3RH
```

```
equ 0x53E7; ADC channel 3 data buffer register low
428 ADC_DB3RL
429 ADC DB4RH
                equ 0x53E8; ADC channel 4 data buffer register high
                equ 0x53E9 ; ADC channel 4 data buffer register low
430 ADC_DB4RL
431 ADC_DB5RH
                egu 0x53EA; ADC channel 5 data buffer register high
                equ 0x53EB ; ADC channel 5 data buffer register low
432 ADC_DB5RL
                equ 0x53EC ; ADC channel 6 data buffer register high
433 ADC_DB6RH
                equ 0x53ED ; ADC channel 6 data buffer register low
434 ADC_DB6RL
                equ 0x53EE ; ADC channel 7 data buffer register high
435 ADC_DB7RH
                equ 0x53EF ; ADC channel 7 data buffer register low
436 ADC_DB7RL
                egu 0x53F0; ADC channel 8 data buffer register high
437 ADC_DB8RH
                equ 0x53F1 ; ADC channel 8 data buffer register low
438 ADC_DB8RL
                equ 0x53F2 ; ADC channel 9 data buffer register high
439 ADC_DB9RH
440 ADC_DB9RL
                equ 0x53F3; ADC channel 9 data buffer register low
441 ADC_CSR
                equ 0x5400 ; ADC control/status register
                equ 0x5401 ; ADC configuration register 1
442 ADC_CR1
443 ADC_CR2
                equ 0 \times 5402; ADC configuration register 2
444 ADC_CR3
                equ 0x5403 ; ADC configuration register 3
                egu 0x5404 ; ADC data register high
445 ADC_DRH
446 ADC_DRL
                equ 0x5405 ; ADC data register low
447 ADC_TDRH
                equ 0x5406 ; ADC Schmitt trigger disable register high
                equ 0x5407; ADC Schmitt trigger disable register low
448 ADC_TDRL
449 ADC_HTRH
                equ 0x5408; ADC high threshold register high
                equ 0x5409 ; ADC high threshold register low
450 ADC_HTRL
                egu 0x540A; ADC low threshold register high
451 ADC_LTRH
452 ADC_LTRL
                equ 0x540B; ADC low threshold register low
                equ 0x540C; ADC analog watchdog status register high
453 ADC_AWSRH
                equ 0x540D ; ADC analog watchdog status register low
454 ADC_AWSRL
                equ 0x540E ; ADC analog watchdog control register high
455 ADC_AWCRH
                equ 0x540F; ADC analog watchdog control register low
456 ADC_AWCRL
    .endif
457
458
459 ;
460 ; ADC2
461 ;
462 .ifdef STM8_HAS_ADC2
                equ 0x5400 ; ADC control/status register
463 ADC_CSR
                equ 0x5401; ADC configuration register 1
464 ADC_CR1
465 ADC_CR2
                equ 0x5402 ; ADC configuration register 2
466 ADC_CR3
                equ 0x5403 ; ADC configuration register 3
                equ 0x5404 ; ADC data register high
467 ADC_DRH
                equ 0x5405 ; ADC data register low
468 ADC_DRL
469 ADC_TDRH
                equ 0x5406 ; ADC Schmitt trigger disable register high
470 ADC_TDRL
                equ 0x5407 ; ADC Schmitt trigger disable register low
471 .endif
472
473 ;
474 ; beCAN
475 ;
476 .ifdef STM8_HAS_CAN
477 CAN_MCR
                equ 0x5420 ; CAN master control register
478 CAN_MSR
                equ 0x5421 ; CAN master status register
                equ 0x5422 ; CAN transmit status register
479 CAN_TSR
```

```
equ 0x5423 ; CAN transmit priority register
480 CAN_TPR
                equ 0x5424 ; CAN receive FIFO register
481 CAN RFR
                equ 0x5425 ; CAN interrupt enable register
482 CAN_IER
                equ 0x5426 ; CAN diagnosis register
483 CAN_DGR
                equ 0x5427 ; CAN page selection register
484 CAN_FPSR
                equ 0x5428 ; CAN paged register 0
485 CAN_P0
                equ 0x5429 ; CAN paged register 1
486 CAN_P1
                equ 0x542A ; CAN paged register 2
487 CAN_P2
                equ 0x542B ; CAN paged register 3
488 CAN_P3
                equ 0x542C; CAN paged register 4
489 CAN P4
490 CAN_P5
                equ 0x542D ; CAN paged register 5
                equ 0x542E ; CAN paged register 6
491 CAN_P6
492 CAN_P7
                equ 0x542F; CAN paged register 7
493 CAN_P8
                equ 0x5430 ; CAN paged register 8
                equ 0x5431 ; CAN paged register 9
494 CAN_P9
495 CAN_PA
                equ 0x5432 ; CAN paged register A
496 CAN_PB
                equ 0x5433 ; CAN paged register B
                equ 0x5434 ; CAN paged register C
497 CAN_PC
498 CAN_PD
                equ 0x5435 ; CAN paged register D
499 CAN_PE
                equ 0x5436 ; CAN paged register E
                equ 0x5437 ; CAN paged register F
500 CAN_PF
   .endif
501
502
503 ;
504 ; CPU
505 ;
               equ 0x7F60 ; Global configuration register
506 CFG_GCR
507
508 ;
509 ; ITC
510 ;
511 ITC_SPR1
                equ 0x7F70 ; Interrupt software priority register 1
512 ITC_SPR2
                equ 0x7F71; Interrupt software priority register 2
                egu 0x7F72 ; Interrupt software priority register 3
513 ITC_SPR3
514 ITC_SPR4
                equ 0x7F73 ; Interrupt software priority register 4
                equ 0x7F74 ; Interrupt software priority register 5
515 ITC_SPR5
                equ 0x7F75 ; Interrupt software priority register 6
516 ITC_SPR6
                equ 0x7F76 ; Interrupt software priority register 7
517 ITC_SPR7
518 ITC_SPR8
                equ 0x7F77 ; Interrupt software priority register 8
519
520 ;
521 ; SWIM
522 ;
523 SWIM_CSR
               equ 0x7F80 ; SWIM control status register
524
525 ;
526 ; DM
527
                equ 0x7F90 ; DM breakpoint 1 register extended byte
528 DM_BK1RE
                equ 0x7F91; DM breakpoint 1 register high byte
529 DM_BK1RH
                equ 0x7F92 ; DM breakpoint 1 register low byte
530 DM_BK1RL
                equ 0x7F93 ; DM breakpoint 2 register extended byte
531 DM_BK2RE
```

```
932 DM_BK2RH equ 0x7F94; DM breakpoint 2 register high byte
933 DM_BK2RL equ 0x7F95; DM breakpoint 2 register low byte
934 DM_CR1 equ 0x7F96; DM debug module control register 1
935 DM_CR2 equ 0x7F97; DM debug module control register 2
936 DM_CSR1 equ 0x7F98; DM debug module control/status register 1
937 DM_CSR2 equ 0x7F99; DM debug module control/status register 2
938 DM_ENFCTR equ 0x7F9A; DM enable function register
939
```

You need to create both of these dependencies in the root of the project. Only then, the Assembler will be able to assembler the main program. Assembling and uploading the code is exactly the same as explained in the previous tutorial and so we won't show that here now.

The .ifdef is an another directive that asks the Assembler to check for the presence of the mentioned macro. Only if the macro is defined somewhere, the values underneath the section will be included in the main program. For example, the macro STM8_HAS_TIM2 is defined for the STM8S103 series microcontrollers in the stm8s103.inc file. Therefore, the line number 270 will be included in the main program. The .ifdef is ended with an .endif directive. If .ifdef expression fails when the Assembler checks for it, it can fallback to a different case using the .else directive. All of these directives are explained in the following table copied from the NakenASM documentation.

Macro	Usage
.if {exression}	Evaluate an expression and assemble code if true
.ifdef {exression}	If defined, can be used with .define
.ifndef {exression}	If not defined, can be used with .define
.define {macro}	Define a C style #define macro
.else	Else for .if or .ifdef
.endif	Close an .ifdef or .if

Macro	Usage
.macro {name} (opt. params)	Define a macro (should end with .endm)
.endm	End of macro definition
.repeat {count}	Repeat the next set of instructions count times)
.endr	End block of code for .repeat directive

SIM

```
13 SIM ; Disable interrupts
```

The SIM instruction stands for **Set Interrupt Mask** which disables the interrupts. This instruction sets the I0 and I1 flags in the CC register, which prevents any interrupts from firing. This is done in this program while we are setting the timer interrupts. We don't want the interrupts to occur before we finish setting up the timer. By default, when the CPU starts the I1 bit will already be set. This is because, the CC register's reset value is 0×28 .

```
1 BSET PB_DDR, #LED ; Set the LED pin as output
2 BSET PB_CR1, #LED ; Set the LED pin as push-pull
```

These statements set the LED configuration. The instruction BSET should be familiar to you by now.

```
1 MOV TIM2_ARRH, #0x7A ; Set the auto-reload value to 31250
2 MOV TIM2_ARRL, #0x12 ; which should give us the interrupt interval of:
```

We are using the timer TIM2 here, as explained before, which is a 16-bit general-purpose up-counting timer. We are loading the timer with an **auto-reload** value. Since the value is 16-bit, we need to load both the H and L bytes. Here, the auto-reload value is $0 \times 7A12$ (31250), which is split into two and then loaded onto the register TIM2_ARR. The counter starts counting from 0 to the ARR value. When it reaches it the value in ARR, the timer generates an **update interrupt**. We can then use the update interrupt to toggle the LED at the specified intervals. Following is the registers associated with the TIM2.

Table 8. General hardware register map (continued)

Address	Block	Register label	label Register name	
0x00 5300		TIM2_CR1	TIM2 control register 1	0x00
0x00 5301				
0x00 5302			Reserved	
0x00 5303		TIM2_IER	TIM2 Interrupt enable register	0x00
0x00 5304		TIM2_SR1	TIM2 status register 1	0x00
0x00 5305		TIM2_SR2	TIM2 status register 2	0x00
0x00 5306		TIM2_EGR	TIM2 event generation register	0x00
0x00 5307		TIM2_CCMR1	TIM2 capture/compare mode register 1	0x00
0x00 5308		TIM2_CCMR2	TIM2 capture/compare mode register 2	0x00
0x00 5309		TIM2_CCMR3	TIM2 capture/compare mode register 3	0x00
0x00 530A		TIM2_CCER1	TIM2 capture/compare enable register 1	0x00
0x00 530B	TIM2	TIM2_CCER2 TIM2 capture/compare enable register 2		0x00
0x00 530C		TIM2_CNTRH	TIM2 counter high	0x00
0x00 530D		TIM2_CNTRL	TIM2 counter low	0x00
0x00 530E		TIM2_PSCR	IM2 prescaler register	0x00
0x00 530F		TIM2_ARRH	TIM2 auto-reload register high	0xFF
0x00 5310		TIM2_ARRL	TIM2 auto-reload register low	0xFF
0x00 5311		TIM2_CCR1H	TIM2 capture/compare register 1 high	0x00
0x00 5312		TIM2_CCR1L	TIM2 capture/compare register 1 low	0x00
0x00 5313		TIM2_CCR2H	TIM2 capture/compare reg. 2 high	0x00
0x00 5314		TIM2_CCR2L	TIM2 capture/compare register 2 low	0x00
0x00 5315		TIM2_CCR3H	TIM2 capture/compare register 3 high	0x00
0x00 5316		TIM2_CCR3L	TIM2 capture/compare register 3 low	0x00
0x00 5317 to 0x00 533F		Rese	rved area (43 byte)	

TIM2 register map

In the next line, we set the prescaler value in the TIM2_PSCR register to divide the common **2 MHz** input clock to the timer. The prescaler is a 4-bit value which acts as an exponent to the binary base (2).

1 MOV TIM2_PSCR, #5 ; Set the prescaler to divide the clock by 32

The timer count frequency is determined by,

Timer fc =
$$2 \text{ MHz} / 2^{\text{PSCR}}$$

With a prescaler of 5, the TIM2 input frequency becomes,

Timer fc =
$$2 \text{ MHz} / 2^5$$

= $2 \text{ MHz} / 32$
= $62500 = 62.5 \text{ KHz}$

With an auto-reload value of 31250, the effective update frequency becomes,

Timer fu =
$$2 \text{ MHz} / 2^5 / 31250$$

= $2 \text{ Hz} = 0.5 \text{ S}$

So with the current TIM2 configuration, we get around **0.5 second** update interrupt rate.

In the next line, we enable the update interrupt (UIE) which is a peripheral interrupt associated with timers.

```
1 BSET TIM2_IER, #0 ; Enable update interrupt
```

The update interrupt is triggered whenever the timer is updated with an auto-reload value.

19.6.4 Interrupt enable register (TIMx_IER)

Address offset: 0x01 or 0x03 (TIM4), 0x03 (TIM6); for TIM4 address see Section 19.6.10

Reset value: 0x00

,	0	5	4	3	2	'	U
Reserved	TIE			Reserved			UIE
r	rw			r			rw

Bit 7 Reserved, must be kept cleared

Bit 6 TIE: Trigger interrupt enable

0: Trigger Interrupt disabled

1: Trigger Interrupt enabled

Note: In TIM4 this bit is reserved.

Bits 5:1 Reserved, must be kept cleared

Bit 0 UIE: Update interrupt enable

0: Update interrupt disabled

1: Update interrupt enabled

TIMx_IER register description

RIM

After configuring the timer, we can enable the global interrupts by unmasking the interrupts with the following line.

1 RIM ; Enable interrupts

The RIM instruction resets the interrupt enable mask by making I1 flag in CC to 1, and I0 to 0 (lowest priority). The RIM instruction is not needed before a call to WFI and HALT instructions as they do the operation of RIM instruction already.

After enabling the interrupts we can enable the timer with the following line, by making the CEN (Counter Enable) bit in TIM2_CR1 (TIM2 Control Register 1) to 1.

```
1 BSET TIM2_CR1, #0 ; Enable the timer
```

WFI

The next instruction is WFI (Wait for Interrupt). This instruction stops the CPU clock and also sets CC.I1 = 1, CC.I0 = 0. Since there is no clock to the CPU, the CPU stops running and it saves power. The CPU will only start working when an internal or external interrupt occurs. In this case, the TIM2 update interrupt will cause the CPU to wake up and run again.

```
1 loop:
2 WFI ; wait for an interrupt
3 JP loop ; loop forever
```

When the WFI instruction is executed, the CPU stops. So the JP is never gets executed. But it is required to complete the logic. The two instructions form a loop indicated with a label <code>loop</code>. Even though we are not doing any useful work here, we can have some task running here instead of the WFI instruction. But for the tutorial we will keep it simple for now.

IRET & BRES

The next is a function we use for running when the TIM2 update interrupt fires. All of the instructions are familiar except the IRET. It is a special return instruction to be used when entering an **ISR** (Interrupt Service Routine).

```
1 ; TIM2 update/overflow handler
2 .func tim2_overflow
3    BCPL PB_ODR, #LED ; Toggle the LED pin
4    BRES TIM2_SR1, #0 ; Reset timer's update interrupt flag
5    IRET
6 .endf
```

When entering the function, we first toggle the LED pin state by changing the bit on the output data latch register. When the timer update interrupt is fired, the UIF (Update Interrupt Flag) of the timer status register TIM2_SR1 is set. So a 1 in that flag means an update is pending. When it is pending, no more interrupts will be generated. So we need to manually clear it so that the next update interrupt can fire. This is done with the help of the BRES instruction. Similar to BSET, but instead of setting a bit to 1, the BRES resets the bit to 0. After that we can call the IRET instruction which restores the contents of PC, A, X, Y and CC from the stack.

Finally, we set the interrupt vectors. The reset interrupt vector is set to the start of the program indicated by the label start.

As per the datasheet, the IRQ number 13 corresponds to the TIM2 update/overflow interrupt and the location is 0×803 C. So all we have to do is to set the address of the $tim2_overflow$ function at that interrupt vector location. Whenever the TIM2 update interrupt is fired, the function $tim2_overflow$ is executed.

The result is the same as our previous blink sketch. But now instead of wasting time of the CPU using NOP instruction, the CPU can do something useful. Though we are not doing anything here at the moment. We will show you how you can blink the LED in a constant rate, and at the same time respond to push-button inputs. Whenever the push-button is pressed, the LED blink rate will be changed.

What's Next

In the next tutorial, we will learn how to interface a simple tactile push-button with the microcontroller and control the blink rate of an LED. We will demonstrate both polling method and interrupt method to read the push-button. Stay tuned.

Links

- What is A Microcontroller?: Learn Microcontroller with STM8S Tutorial Part
 #1 CIRCUITSTATE Electronics
- 2. NakenASM Official Website
- 3. NakenASM GitHub
- 4. STM8 Assembler Playground
- 5. STM8S Series Official Product Page
- 6. STM8S103F3 Datasheet [PDF]
- 7. AN2752 Getting Started with STM8S and STM8AF Microcontrollers [PDF]
- 8. PM0044 STM8 CPU Programming Manual [PDF]
- 9. RM0016 STM8S and STM8AF Series 8-Bit Microcontrollers [PDF]
- 10. STM8 Product Lineup [PDF]

Short Link

A short URL this page – https://www.circuitstate.com/stm8blinkwithtimer

Tags

STM # STM8 # STM8S-Blue # STM8S103F3P6

Share to your friends





Vishnu Mohanan

Founder and CEO at Q CIRCUITSTATE Electronics

ARTICLES: 88





Wiring Up & Writing Your First Blink Program Using Assembly Language : Learn

Microcontroller with STM8S -

Tutorial Part #4

Related Posts

Apr 28, 2024



Wiring Up & Writing Your First Blink Program
Using Assembly Language : Learn
Microcontroller with STM8S – Tutorial Part #4



Installing Development Tools : Learn
Microcontroller with STM8S – Tutorial Part #3
Apr 21, 2024



The STM8S103F3P6 Development Board : Learn Microcontroller with STM8S – Tutorial Part #2 Apr 20, 2024

Leave a Reply

Your email address will not be published. Required fields are marked *

Email *

Add Comment *

24, 9:42 PM	Blinking LED with Timer Interrupts: Learn Microcontroller with STM8S - Tutorial Part #5 - CIRCUITSTATE Electronic
I accept the	e Privacy Policy
Yes, add	me to your mailing list
This site is p	orotected by reCAPTCHA and the Google Privacy Policy and Terms of ly.
The reCAPT	CHA verification period has expired. Please reload the page.
Post Comi	ment
Newsletter	
Email Address	*
	Subscribe

About Us

circuitstate Electronics LLP was founded by Vishnu Mohanan, an avid electrical engineer from Kerala, India. We are a community driven company that is into electronics R&D, technical content creation, training, certification, consultation, manufacturing and electronic component distribution. We are admirers of open source design philosophy and work with various individuals and organizations to develop open solutions for the worldwide community.

Contact Info

Also find us on all social media platforms.

0	Location:
	Karunagappally, Kerala, IND 690536

Website:
CIRCUITSTATE.com

More

Home

Latest Posts

Blog

Services

About Us

Contact

Brand Resources

Terms of Service

Privacy Policy

Cookie Policy (EU)

Copyright © 2024 CIRCUITSTATE Electronics