

This website uses cookies to improve your experience and to gather page view statistics. This site does not collect user information. [Accept & Close](#) [Read More](#)

Using hardware and software to make new stuff

Search

Categories

- [3D Printing](#) (1)
- [Affinity Photo](#) (1)
- [Aide-memoir](#) (1)
- [Analog](#) (1)
- [Ansible](#) (3)
- [Dates to Remember](#) (3)
- [Docker](#) (1)
- [Electronics](#) (144)
- [ESP8266](#) (12)
- [FPGA](#) (4)
- [Garden](#) (1)
- [General](#) (8)
- [Home Built CPU](#) (6)
- [Informatica](#) (1)
- [Internet of Things](#) (8)
- [iOS](#) (2)
- [KiCad](#) (4)
- [MSP430](#) (2)
- [Netduino](#) (49)
- [NuttX](#) (9)
- [Photography](#) (3)
- [Pico](#) (10)
- [Raspberry Pi](#) (17)
- [Silverlight](#) (6)
- [Software Development](#) (88)
- [STM32](#) (5)
- [STM8](#) (54)
- [Tips](#) (5)

Archives

- [July 2024](#)
- [June 2024](#)
- [May 2024](#)
- [April 2024](#)
- [March 2024](#)
- [February 2024](#)
- [January 2024](#)
- [December 2023](#)
- [November 2023](#)
- [October 2023](#)

This website uses cookies to improve your experience and to gather page view statistics. This site does not collect user information. [Accept & Close](#) [Read More](#)

- [April 2020](#)
- [February 2020](#)
- [January 2020](#)
- [July 2019](#)
- [February 2018](#)
- [July 2017](#)
- [June 2017](#)
- [April 2017](#)
- [March 2017](#)
- [February 2017](#)
- [October 2016](#)
- [September 2016](#)
- [July 2016](#)
- [June 2016](#)
- [May 2016](#)
- [April 2016](#)
- [March 2016](#)
- [January 2016](#)
- [December 2015](#)
- [November 2015](#)
- [October 2015](#)
- [August 2015](#)
- [June 2015](#)
- [May 2015](#)
- [April 2015](#)
- [March 2015](#)
- [February 2015](#)
- [January 2015](#)
- [December 2014](#)
- [October 2014](#)
- [September 2014](#)
- [August 2014](#)
- [July 2014](#)
- [June 2014](#)
- [May 2014](#)
- [March 2014](#)
- [February 2014](#)
- [January 2014](#)
- [December 2013](#)
- [November 2013](#)
- [October 2013](#)
- [September 2013](#)
- [August 2013](#)
- [July 2013](#)
- [June 2013](#)
- [May 2013](#)
- [April 2013](#)
- [March 2013](#)
- [January 2013](#)
- [November 2012](#)
- [October 2012](#)
- [September 2012](#)
- [August 2012](#)
- [July 2012](#)
- [June 2012](#)
- [May 2012](#)

This website uses cookies to improve your experience and to gather page view statistics. This site does not collect user information. [Accept & Close](#) [Read More](#)

- [October 2011](#)
- [September 2011](#)
- [July 2011](#)
- [June 2011](#)
- [May 2011](#)
- [April 2011](#)
- [March 2011](#)
- [February 2011](#)
- [January 2011](#)
- [December 2010](#)
- [April 2010](#)

Window Watchdog

Window watchdogs provide a mechanism for detecting software failures in two ways, firstly an early reset of the watchdog and secondly a failure to reset the watchdog in time. In this post we investigate how the window watchdog can be use and illustrate with some examples.

Hardware

Window Watchdog Control Register – WWDG_CR

This register has two components, the timer counter and the enable bit (WWDG_CR_WDGA – see below). The microcontroller will be reset when one of two possible conditions:

- The counter switches from 0x40 to 0x3f (i.e. bit 6 in the counter changes from 1 to 0)
- The counter is reset when the counter value is greater than the watchdog window register

Writing 0 to bit 6 will cause the microcontroller to be reset immediately.

Assuming that WWDG_WR contains the default reset value then the time out period (in milliseconds) is defined as follows:

$$t_{\text{WWDG}} = t_{\text{CPU}} * 12288 * (\text{WWDG_CR} \& 0x3f)$$

$$\text{where } t_{\text{CPU}} = 1 / f_{\text{master}}$$

On the STM8S running at 16MHz a value of 0x40 represents one count which is equal to 0.768ms. So at 16MHz the time out period is:

$$t_{\text{WWDG}} = 0.768 * (\text{WWDG_CR} \& 0x3f)$$

Window Watchdog Enable Register – WWDG_CR_WDGA

Switch the Window Watchdog on (set to 1) or off (set to 0).

Window Watchdog Window Register – WWDG_WR

This register defines a time period where the watchdog counter should not be reset. If the counter (WWDG_CR) is reset when the counter value is greater than the value in this register the microcontroller will be reset. This can be illustrated as follows:

This website uses cookies to improve your experience and to gather page view statistics. This site does not collect user information. [Accept & Close](#) [Read More](#)

Watchdog Sequence

We can calculate the value of $t_{\text{WindowStart}}$ and t_{timeout} as follows (assuming a 16MHz clock):

$$t_{\text{WindowStart}} = 0.768 * ((\text{WWDG_CR}_{\text{initial}} \& 0x3f) - \text{WWDG_WR})$$

and

$$t_{\text{timeout}} = 0.768 * (\text{WWDG_CR} \& 0x3f)$$

where $\text{WWDG_CR}_{\text{initial}}$ is the initial value in the WWDG_CR register.

The default reset value for this register is 0x7f which means that the counter can be reset at any time. In this case, a reset will only be generated if the counter drops below 0x40.

One important point to note is that when the window register is used the value written to the counter (WWDG_CR) **must** be between 0xc0 and 0x7f. This causes the counter to be reset and the counter value to be reset simultaneously.

Software

The function of the Window Watchdog will be illustrated using the following three examples:

- WWDG_CR not reset
- WWDG_CR reset outside the reset window
- WWDG_CR reset inside the reset window

The first thing we need to do is add some code which will be used in all of the examples.

Common Code

Firstly, lets add the code which will be common to all of the examples:

```

1  //
2  // This program demonstrates how to use the Window Watchdog on the STM8S
3  // microcontroller.
4  //
5  // This software is provided under the CC BY-SA 3.0 licence. A
6  // copy of this licence can be found at:
7  //
8  // http://creativecommons.org/licenses/by-sa/3.0/legalcode
9  //
10 #include <iostm8S105c6.h>
11 #include <intrinsics.h>
12
13 //-----
14 //
15 // Setup the system clock to run at 16MHz using the internal oscillator.
16 //
17 void InitialiseSystemClock()
18 {
19     CLK_ICKR = 0;                // Reset the Internal Clock Register
20     CLK_ICKR_HSIEN = 1;          // Enable the HSI.
```

This website uses cookies to improve your experience and to gather page view statistics. This site does not collect user information. [Accept & Close](#) [Read More](#)

```

26     CLK_CCOR = 0;           // Turn off CCO.
27     CLK_HSITRIMR = 0;      // Turn off any HSIU trimming.
28     CLK_SWIMCCR = 0;       // Set SWIM to run at clock / 2.
29     CLK_SWR = 0xe1;        // Use HSI as the clock source.
30     CLK_SWCR = 0;          // Reset the clock switch control register.
31     CLK_SWCR_SWEN = 1;     // Enable switching.
32     while (CLK_SWCR_SWBSY != 0); // Pause while the clock switch is busy.
33 }
34
35 //-----
36 //
37 // Initialise the ports.
38 //
39 // Configure all of Port D for output.
40 //
41 void InitialisePorts()
42 {
43     PD_ODR = 0;             // All pins are turned off.
44     PD_DDR = 0xff;          // All pins are outputs.
45     PD_CR1 = 0xff;          // Push-Pull outputs.
46     PD_CR2 = 0xff;          // Output speeds up to 10 MHz.
47 }

```

This code has been used many times in [The Way of the Register](#) series of posts. It simply sets the system clock to the high speed internal clock and configures Port D for output.

Example 1 – Continuous Reset

This example sets the Windows Watchdog running and then waits for the watchdog to trigger the system reset. We indicate that the application is running by generating a pulse on Port D, pin 2.

```

1 //-----
2 //
3 // Initialise the Windows Watchdog.
4 //
5 void InitialiseWWDG()
6 {
7     PD_ODR_ODR2 = 1;
8     __no_operation();
9     __no_operation();
10    __no_operation();
11    __no_operation();
12    PD_ODR_ODR2 = 0;
13    WWDG_CR = 0xc0;
14 }

```

The `__no_operation()` instruction in the above code allow the pulse to stabilise on the pin.

The WWDG_CR is set to 0xc0 to both set the value in the counter and enable the watchdog at the same time. This sets bit 6 in the counter to 11 and the remaining bits to 0 (i.e. the counter is set to 0x40). The effect of this is that the first down count event will cause bit 6 to be cleared and the counter to be set to 0x3f. This will trigger the reset event.


This website uses cookies to improve your experience and to gather page view statistics. This site does not collect user information. [Accept & Close](#) [Read More](#)

```

3 // Main program loop.
4 //
5 int main()
6 {
7     //
8     // Initialise the system.
9     //
10    __disable_interrupt();
11    InitialiseSystemClock();
12    InitialisePorts();
13    InitialiseWWDG();
14    __enable_interrupt();
15    //
16    // Main program loop.
17    //
18    while (1)
19    {
20        __wait_for_interrupt();
21    }
22 }

```


If we run this application and connect PD2 and NRST to the oscilloscope we see the following trace:



Initial continuous reset

The yellow trace shows the reset line being pulled low and gradually returning to high. The drop shows where the watchdog has caused the reset pin to be pulled low and the microcontroller to be reset. The blue trace shows the pulse on PD2. If we measure the time difference between the pulse on PD2 and the time that the reset pin is pulled low we find that this is 770uS. This is very close to the time for one count, 768uS.

To verify this we can change the value in the counter to say 0x48. In this case we should see the watchdog running for 9 counts and the system running for 6.912mS. Changing `WWDG_CR = 0xc0` to `WWDG_CR = 0xc8` gives the following output on the oscilloscope:




This website uses cookies to improve your experience and to gather page view statistics. This site does not collect user information. [Accept & Close](#) [Read More](#)

Example 2 – Reset Outside Watchdog Window

Using the above code as a starting point we will look at the effects of the watch dog window register (WWDG_WR). This defines when the application is allowed to change the value in the counter. The first task is to change the initial value in the control register to 0xc1 and verify that we get a reset every 1.54ms (2 x timer period). So change the *InitialiseWWDG* method to the following:

```
1 void InitialiseWWDG()
2 {
3     PD_ODR_ODR2 = 1;
4     __no_operation();
5     __no_operation();
6     __no_operation();
7     __no_operation();
8     PD_ODR_ODR2 = 0;
9     WWDG_CR = 0xc1;
10 }
```

Running this application on the STM8S Discovery board results in the following traces:



Reset Outside window

Now we have two counts (1.54mS) in order to change the value in the control register. First task is to modify the *InitialiseWWDG* method to define the window. We will define this to be 0x40:

```
1 void InitialiseWWDG()
2 {
3     PD_ODR_ODR2 = 1;
4     __no_operation();
5     __no_operation();
6     __no_operation();
7     __no_operation();
8     PD_ODR_ODR2 = 0;
9     WWDG_CR = 0xc1;
10    WWDG_WR = 0x40;
11 }
```

This means that for the first 768uS the control register should not be changed. If the register is changed during this period a reset will be triggered. To demonstrate this we will change the value in the control register immediately after the microcontroller has been initialised:

```
1 int main()
2 {
3     //
```


This website uses cookies to improve your experience and to gather page view statistics. This site does not collect user information. [Accept & Close](#) [Read More](#)

```

9      InitialiseWWDG();
10     __enable_interrupt();
11     //
12     //  Main program loop.
13     //
14     while (1)
15     {
16         WWDG_CR = 0xc1;           // Trigger a reset.
17         __wait_for_interrupt();
18     }
19 }

```

Deploying this application to the microcontroller results in the following trace on the oscilloscope:



Watchdog immediate reset

As you can see, the system is reset almost immediately (there is virtually no time between the pulse on PD2 and the reset line being pulled low).

Example 3 – Reset Within the Watchdog Window

Starting with the common code we initialise the Window Watchdog with the following method:

```

1  //-----
2  //
3  //  Initialise the Windows Watchdog.
4  //
5  void InitialiseWWDG()
6  {
7      WWDG_CR = 0x5b;           // Approx 70ms total window.
8      WWDG_WR = 0x4c;           // Approx 11.52ms window where cannot reset
9      WWDG_CR_WDGA = 1;         // Enable the watchdog.
10 }

```

This code defines a period of 11.52ms where we cannot reset the window watchdog counter followed by a period of 9.216ms during which the watchdog counter must be reset in order to prevent the microcontroller from being reset.

A simple main application loop would look something like this:

```

1  //-----
2  //
3  //  Main program loop.

```


This website uses cookies to improve your experience and to gather page view statistics. This site does not collect user information. [Accept & Close](#) [Read More](#)

```

9      //
10     __disable_interrupt();
11     InitialiseSystemClock();
12     InitialisePorts();
13     PD_ODR_ODR4 = 1;
14     __no_operation();
15     PD_ODR_ODR4 = 0;
16     InitialiseWWDG();
17     __enable_interrupt();
18     //
19     // Main program loop.
20     //
21     while (1)
22     {
23         unsigned char counter = (unsigned char) WWDG_CR;
24         if ((counter & 0x7f) < WWDG_WR)
25         {
26             WWDG_CR = 0xdb;    // Reset the Window Watchdog counter.
27             PD_ODR_ODR2 = !PD_ODR_ODR2;
28         }
29         //
30         // Do something here.
31         //
32     }
33 }
```

The initial pulse on PD4 indicates that the application has started. We can use this to detect the reset of the microcontroller. In this trivial application the main program loop simply checks to see if the current value of the

new value into the counter. The value written is 0x5b anded with 0x80, this brings the reset value into the value range (0xc0 – 0xff).

This application also pulses PD2 to indicate that the watchdog counter has been reset.

Deploying this application and hooking up the [Saleae logic analyser](#) gives the following trace:



Window watchdog initial trace

As you can see, there is an initial pulse showing that the board is reset (top trace) and then a series of pulses showing that the counter is being reset (lower trace). Each up/down transition represents a watchdog counter reset.

This is a relatively trivial example so let's spice this up and add in a timer.

To the code above add the following code:

```

1  //-----
2  //
```

This website uses cookies to improve your experience and to gather page view statistics. This site does not collect user information. [Accept & Close](#) [Read More](#)

```

7
8     TIM2_ARRH = 0xc3;        // High byte of 50,000.
9     TIM2_ARRL = 0x50;        // Low byte of 50,000.
10    TIM2_IER_UIE = 1;        // Enable the update interrupts.
11    TIM2_CR1_CEN = 1;        // Finally enable the timer.
12 }

```

This method will set up timer 2 to generate an interrupt every 12.5ms.

Adding the following will catch the interrupt:

```

1  //-----
2  //
3  // Timer 2 Overflow handler.
4  //
5  #pragma vector = TIM2_OVR_UIF_vector
6  __interrupt void TIM2_UPD_OVF_IRQHandler(void)
7  {
8      if (_firstTime)
9      {
10         InitialiseWWDG();
11         _firstTime = 0;
12     }
13     else
14     {
15         unsigned char counter = (unsigned char) WWDG_CR;
16         unsigned char window = WWDG_WR;
17         BitBangByte(counter & 0x7f);
18         BitBangByte(window);
19         WWDG_CR = 0xdb;        // Reset the Window Watchdog counter.
20         counter = (unsigned char) WWDG_CR;
21         BitBangByte(counter);
22     }
23     PD_ODR_ODR2 = !PD_ODR_ODR2;
24     TIM2_SR1_UIF = 0;        // Reset the interrupt otherwise it will fire ag
25 }

```

The interrupt will, on first invocation, initialise the window watchdog. Subsequent invocations will output the values of the registers and reset the window watchdog.

We need some code to bit bang the register values:

```

1  #define SR_CLOCK          PD_ODR_ODR5
2  #define SR_DATA           PD_ODR_ODR3
3
4  //
5  // BitBang the data through the GPIO ports.
6  //
7  void BitBangByte(unsigned char b)
8  {
9      //
10     // Initialise the clock and data lines into known states.
11     //
12     SR_DATA = 0;        // Set the data line low.

```

This website uses cookies to improve your experience and to gather page view statistics. This site does not collect user information. [Accept & Close](#) [Read More](#)

```

18     {
19         SR_DATA = ((b >> index) & 0x01);
20         SR_CLOCK = 1;           // Send a clock pulse.
21         __no_operation();
22         SR_CLOCK = 0;
23     }
24     //
25     // Set the clock and data lines into a known state.
26     //
27     SR_CLOCK = 0;           // Set the clock low.
28     SR_DATA = 0;
29 }

```

The main program loop needs to be modified to set up the timer and registers etc. So replace the main program loop with the following:

```

1  //-----
2  //
3  // Main program loop.
4  //
5  int main()
6  {
7      //
8      // Initialise the system.
9      //
10     __disable_interrupt();
11     InitialiseSystemClock();
12     InitialisePorts();
13     PD_ODR_ODR4 = 1;
14     __no_operation();
15     PD_ODR_ODR4 = 0;
16     SetupTimer2();
17     InitialiseWWDG();
18     __enable_interrupt();
19     //
20     // Main program loop.
21     //
22     while (1)
23     {
24         __wait_for_interrupt();
25     }
26 }

```

Deploying and running this application gives the following output on the [Saleae logic analyser](#):



Window watchdog full trace

This website uses cookies to improve your experience and to gather page view statistics. This site does not collect user information. [Accept & Close](#) [Read More](#)



Window watchdog zoomed in

Starting with the top trace and descending we can see the following values:

- Reset pulse
- Timer 2 interrupt triggers (up/down transitions)
- Data (register values)
- Clock signal

The decoded register values can be seen above the data trace. The first value is the current value of the counter. The second value is the value in the window watchdog register and the final value is the new value in the counter register.

Conclusion

The Window Watchdog provides a mechanism for the developer to detect software faults similar to the [Independent Watchdog](#) but further constrains the developer by defining a window where a counter reset by the application is not allowed.

Tags: [Electronics](#), [Software Development](#), [STM8](#), [The Way of the Register](#)


Saturday, July 5th, 2014 at 5:48 pm • [Electronics](#), [Software Development](#), [STM8](#) • [RSS 2.0](#) feed Both comments and pings are currently closed.

Comments are closed.

Pages


- [About](#)
- [Making a Netduino GO! Module](#)
- [The Way of the Register](#)
- [Making an IR Remote Control](#)
- [Weather Station Project](#)
- [NuttX and Raspberry Pi PicoW](#)

Support This Site



Currently Reading

This website uses cookies to improve your experience and to gather page view statistics. This site does not collect user information. [Accept & Close](#) [Read More](#)



© 2010 - 2024 Mark Stevens