

4 BIT Vedic Multiplier

VLSI Lab-EC403

Under the supervision of

Dr .Vasantha MH

Presented by

SAHIL YADAV [20ECE1039]

RAUSHAN KUMAR [20ECE1042]

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

17th November 2024

AIM

- The main aim of this project is to design and simulation of Low power, High Performance Full adder and half adder circuit and measure different parameters 4-bit multiplier and Low-Power, High Performance a) 4 bit Vedic Multiplier and 4 bit multiplier using Cadence tool
- Considering their advantages and disadvantage these are compares on the basis of area, speed and delay


What is an Multiplier ?

- Multiplication is a mathematical operation that at its simplest is an abbreviated process of adding an integer a specified of times.
- Carries out arithmetic and logic operations on the Operands in computer .

What is Propagation Delay ?

- The average of time taken for output to change from low level to high level and high level to low level.
- $$T_p = (T_{pHL} + T_{pLH}) / 2$$

Our Approach ..?



Inverter:

$$Y=A'$$




Fig-1 : Schematic of Inverter

A	Y
0	1
1	0

Delay :

$$T_{on}=0.04ns$$

$$T_{off}=0.03ns$$

$$T=\frac{T_{on}+T_{off}}{2}$$

$$T=0.03ns$$

Transistors:

2 mosfets

NAND:

$$Y=(A.B)'$$




Fig-2 : Schematic of NAND

A	B	C
0	0	1
0	1	1
1	0	1
1	1	0

Delay :

$$T_{on}=0.06ns$$

$$T_{off}=0.02ns$$

$$T=\frac{T_{on}+T_{off}}{2}$$

$$T=0.04ns$$

Transistors:

4 mosfets

AND:

$$Y=A.B$$

A	B	C
0	0	0
0	1	0
1	0	0
1	1	1




Fig-4 : Schematic of AND

Delay :

$$T_{on}=0.25ns$$

$$T_{off}=0.19ns$$

$$T=\frac{T_{on}+T_{off}}{2}$$

$$T=0.22ns$$

Transistors:

6 mosfets

NOR:

$$Y=(A+B)'$$




Fig-3 : Schematic of NOR

A	B	C
0	0	1
0	1	0
1	0	0
1	1	0

Delay :

$$T_{on}=0.060ns$$

$$T_{off}=0.067ns$$

$$T=\frac{T_{on}+T_{off}}{2}$$

$$T=0.0635ns$$

Transistors:

4 mosfets

OR:

$$Y=A+B$$

A	B	C
0	0	1
0	1	1
1	0	1
1	1	0

Delay :

$$T_{on}=0.3ns$$

$$T_{off}=0.25ns$$

$$T=\frac{T_{on}+T_{off}}{2}$$

$$T=0.27ns$$

Transistors:

6 mosfets





Fig-5 : Schematic of OR

XOR:

$$Y=A'B + AB'$$



A	B	C
0	0	0
0	1	1
1	0	1
1	1	0

Delay :

$$T_{on}=0.14ns$$

$$T_{off}=0.09ns$$

$$T = \frac{T_{on} + T_{off}}{2}$$

$$T=0.11ns$$

Transistors:

12 mosfets

Fig-6 : Schematic of XOR

Half-Adder




Fig-9 : Schematic of Half Adder

$$\text{Sum} = A \oplus B$$

$$\text{Carry} = A * B$$

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Transistors:
20 mosfets

Output For Half- Adder:




Fig-10 : Output of Half-Adder

Delay :

Sum:

$$T_{on}=0.179ns$$

$$T_{off}=0.07ns$$

$$T=\frac{T_{on}+T_{off}}{2}$$

$$T=0.35ns$$

Carry:

$$T_{on}=0.07ns$$

$$T_{off}=0.06ns$$

$$T=\frac{T_{on}+T_{off}}{2}$$

$$T=0.065ns$$

Full Adder

$$S = A \oplus B \oplus C_{in};$$
$$C_{out} = (A * B) + (C_{in} * (A \oplus B)).$$




Fig-11 : Schematic of Full Adder

A	B	C	S	C0
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Transistors:
48 mosfets

Output For Full Adder:




Fig-12 : Output of Full Adder

Delay :

Sum:

$$T_{on}=0.75ns$$

$$T_{off}=0.6ns$$

$$T=\frac{T_{on}+T_{off}}{2}$$

$$T=0.65ns$$

Carry:

$$T_{on}=0.15ns$$

$$T_{off}=0.2ns$$

$$T=\frac{T_{on}+T_{off}}{2}$$

$$T=0.17ns$$

Full Adder Using Gates

$$S = A \oplus B \oplus C_{in};$$

$$C_{out} = (A * B) + (C_{in} * (A \oplus B)).$$




Fig-11 : Schematic of Full Adder

A	B	C	S	C0
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Transistors:
28 mosfets

Output For Full Adder Using Gates:




Fig-12 : Output of Full Adder

Delay :

Sum:

$$T_{on}=0.208ns$$

$$T_{off}=0.477ns$$

$$T=\frac{T_{on}+T_{off}}{2}$$

$$T=0.3425ns$$

Carry:

$$T_{on}=0.075ns$$

$$T_{off}=0.0069ns$$


$$T=\frac{T_{on}+T_{off}}{2}$$

$$T=0.072ns$$

4 Bit Multiplication Algorithm

				A3	A2	A1	A0	Inputs	
x				B3	B2	B1	B0		
				C	B 0 x A3	B0 x A2	B0 x A1	B0 x A0	Internal Signals
+				B1 x A3	B1 x A2	B1 x A1	B1 x A0		
C				sum	sum	sum	sum		
+				B2 x A3	B2 x A2	B2 x A1	B2 x A0		
C				sum	sum	sum	sum		
+				B3 x A3	B3 x A2	B3 x A1	B3 x A0		
C				sum	sum	sum	sum		
P7	P6	P5	P4	P3	P2	P1	P0	Outputs	

4 Bit Normal Multiplier:



Delay :

$$T_{on}=0.14ns$$

$$T_{off}=0.09ns$$

$$T=\frac{T_{on}+T_{off}}{2}$$

$$T=0.11ns$$

Transistors:

400 mosfets

Fig-6 : 4 Bit Normal Multiplier

Output For 4 Bit Multiplier :




Fig- 37: Output of 4 Bit Multiplier

4 Bit Vedic Multiplication Algorithm




Fig2: Algorithm of UT sutra

4 Bit Vedic Using Gates:




Fig-6 : 2 Bit Vedic Multiplier

Output For 4 Bit Vedic Using Gates:




Fig- 37: Output of 8 Bit Multiplier

2 Bit Vedic Multiplier:




Fig-6 : 2 Bit Vedic Multiplier

Delay :

$$T_{on}=0.0344ns$$

$$T_{off}=0.107ns$$

$$T=\frac{T_{on}+T_{off}}{2}$$

$$T=0.55ns$$

Transistors:

64 mosfets

Output For 2 Bit Vedic Multiplier :




Fig- 37: Output of 2 Bit Multiplier

4 Bit RC Adder





Fig-15 : Schematic of Adder

Output For 4 Bit RC Adder :



Delay :

$$T_{on}=1.02ns$$

$$T_{off}=0.5ns$$

$$T=\frac{T_{on}+T_{off}}{2}$$

$$T=0.75ns$$

Transistors:

112 mosfets

Fig-16 : Output of 4 Bit Adder

4 Bit Vedic Multiplier Using RCA




Fig-36 : Schematic of Multiplication

4 Bit Vedic Multiplier:




Fig-6 : Symbol of 4 Bit Vedic Multiplier

Delay :

$$T_{on}=1.02ns$$

$$T_{off}=0.82ns$$

$$T=\frac{T_{on}+T_{off}}{2}$$

$$T=0.92ns$$

Transistors:

592 mosfets

Output For 4 Bit Vedic Using RCA Part1 :




Fig- 37: Output of 8 Bit Multiplier

Output For 4 Bit Vedic Using RCA Part2 :





Fig- 37: Output of 8 Bit Multiplier

4 Bit Vedic Multiplier Demo Video :



COMPARISON

Parameter	Delay (ns)	Power (μ W)	PDP (pJ)
Inverter	0.03	13.3	0.399
NAND Gate	0.24	18.72	4.492
AND Gate	0.22	28.32	6.23
OR Gate	0.27	32.18	8.688
XOR Gate	0.32	42.53	4.67
Half Adder	0.35	84.82	29.6
Full Adder	0.65	220.41	143.19
2-bit vedic Multiplier	0.5	140.58	70.25
4 -bit VedicType 1	1.43	1429	2043.47
4 -bit Vedic Type 2	0.92	1138	1046.96

APPLICATIONS

- It is used in DSP applications
- It is used for filters and Fourier Transform
- It is also used in ALU
- Embedded Systems
- Communications system in QAM , OFDM
- Machine Learning Matrix Multiplication
- Control System Controller design

Thank You....!