

GATE ESE 2020 TARGET ECE ENGINEERING

GATE ESE PSU's 2019-20

GATEACADEMY

104 DIGITAL SYSTEM_GATEACADEMY

TOTAL PAGE DIGITAL SYSTEM-320 PGAE

LATEST GATEACADEMY CLASSROOM HANDWRITTING

CONTENT COVERED:

- **1. Theory Notes**
- **2. Explanation**
- **3. Derivation**
- **4. Example**
- **5. Shortcut & Formula Summary**
- **6. Previous year Paper Q. Sol.**

Noted:- Single Source Follow, Revise

Multiple Time Best key of Success

Number System

* Binary

Radix = 2

Unique digit =
0 ↓

Sequence: 0

1
10
11
1100
101
110
111
1000

Octal

Radix = 8

Unique digit =
0, 1, 2, 3, 4, 5, 6, 7

Sequence:

0 10 ... 70 100
1 11 ... 71 101
2 12 ... 72 102
3 13 ... 73 103
4 14 ... 74 104
5 15 ... 75 105
6 16 ... 76 106
7 17 ... 77 107

Decimal

Radix = 10

Unique digit =
0, 1, 2, 3, 4, 5, 6, 7, 8, 9

Sequence:

0 10 ... 90 100
1 11 ... 91 101
2 12 ...
3 13 ...
4 14 ...
5 15 ...
6 16 ...
7 17 ...
8 18 ...
9 19 ...
A 1A ...
B 1B ...
C 1C ...
D 1D ...
E 1E ...
F 1F ...
G 1G ...
H 1H ...
I 1I ...
J 1J ...
K 1K ...
L 1L ...
M 1M ...
N 1N ...
O 1O ...
P 1P ...
Q 1Q ...
R 1R ...
S 1S ...
T 1T ...
U 1U ...
V 1V ...
W 1W ...
X 1X ...
Y 1Y ...
Z 1Z ...

Hexadecimal

Radix = 16

Unique digit =
0, 1, 2, 3, 4, 5, 6, 7

B, 9, A, B, C, D

E, F

Sequence

0 10 ... 90 100 ... F0
1 11 ... 91 101 ... F1
2 12 ...
3 13 ...
4 14 ...
5 15 ...
6 16 ...
7 17 ...
8 18 ...
9 19 ...
A 1A ...
B 1B ...
C 1C ...
D 1D ...
E 1E ...
F 1F ...
G 1G ...
H 1H ...
I 1I ...
J 1J ...
K 1K ...
L 1L ...
M 1M ...
N 1N ...
O 1O ...
P 1P ...
Q 1Q ...
R 1R ...
S 1S ...
T 1T ...
U 1U ...
V 1V ...
W 1W ...
X 1X ...
Y 1Y ...
Z 1Z ...

* Any Number System to Decimal Number System Conversion

$$1. \quad (10101.1101)_2$$

Sol

$\downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow$
2⁴ 2³ 2² 2¹ 2⁰ 2⁻¹ 2⁻² 2⁻³

$$\Rightarrow 2^4 + \frac{1}{2^4} = (21.8178)_{10}$$

$$2. \quad (714.35)_8 = 7 \times 8^2 + 1 \times 8^1 + 4 \times 8^0 + 3 \times 8^{-1} + 5 \times 8^{-2}$$

$$= (460.45)_{10}$$

$$3. \quad (A2.C37)_{16} = A \times 16^3 + 2 \times 16^2 + 12 \times 16^{-1} + 3 \times 16^{-2} + 7 \times 16^{-3}$$

$$= 160 + 2 + \frac{12}{16} + \frac{3}{256} + \frac{7}{4096}$$

$$= (162.763)_{16}$$

$$4. \quad (45.12)_6 = 4 \times 6^1 + 5 + \frac{1}{6} + \frac{2}{36}$$

$$= 29 + \frac{1}{6} = (29.22)_6$$

$$5) (25.31)_9$$

$$\text{Sol} \quad 2 \times 9 + 5 + \frac{3}{9} + \frac{1}{81}$$

$$\Rightarrow 23 + \frac{27+1}{81}$$

$$\Rightarrow 23 + \frac{28}{81} = (23.34)_{10}$$

* Decimal number system to any number system-

$$1) (29.20)_{10} \longrightarrow (\quad)_2$$

$$\begin{array}{r} \text{Sol} & \begin{array}{c|cc} 2 & 29 \\ \hline 2 & 14 & . \\ 2 & 7 & 0 \\ 2 & 3 & 1 \\ 2 & 1 & 1 \\ \hline 0 & 1 \end{array} & (29)_{10} = (11101)_2 \end{array}$$

$$0.20 \times 2$$

$$= 0.40 \times 2$$

$$= 0.80 \times 2$$

$$= 1.60$$

$$= 0.60 \times 2$$

$$= 1.20$$

$$\begin{array}{r} 0 \\ 0 \\ 1 \\ 1 \\ \hline 1 \end{array} \quad (0.20)_2 = (0.011)_2$$

$$(29.20)_{10} \longrightarrow (11101.00110)_2$$

$$\begin{array}{rcl} 0.20 \times 2 & = & 0.40 \\ 0.40 \times 2 & = & 0.80 \\ 0.80 \times 2 & = & 1.60 \\ 0.60 \times 2 & = & 1.20 \\ 0.20 \times 2 & = & 0.40 \end{array}$$

$$\textcircled{2} \quad (321, 35)_{10} \longrightarrow (\quad)_8$$

Sol

	321
8	40
8	5
8	0

↓ ↓ ↑
 1 0 5

$$\begin{array}{l}
 0.35 \times 8 = 2.80 \\
 0.80 \times 8 = 6.40 \\
 0.40 \times 8 = 3.20 \\
 0.20 \times 8 = 1.60 \\
 0.60 \times 8 = 4.80 \\
 0.80 \times 8 = 6.40
 \end{array}$$

$$(0.35)_{10} = 263146$$

$$(321, 35)_{10} \longleftrightarrow (501, 263146)_8$$

$$\textcircled{3} \quad (1250, 25)_{10} \longleftrightarrow (\quad)_{16}$$

Sol

	1250
16	78
16	4
16	0

↓ ↓ |
 2 14 |
 4 4

$$(2E2)_{16}$$

$$\begin{array}{l}
 0.25 \times 16 = 4.00 \\
 0.00 \times 16 = 0.00
 \end{array}$$

$$(1250, 25)_{10} \longleftrightarrow (2E2, 40)_{11}$$

Ques. $(523, 4)_6 \longleftrightarrow (\quad)_9$

$\longleftrightarrow (\quad)_{10}$

$$\underline{\text{Sol}} \quad (523.4)_6$$

$$\begin{array}{r} 523 \\ \downarrow \\ 5 \times 6^2 + 2 \times 6^1 + 3 \times 6^0 + \frac{4}{6} \end{array} \rightarrow (195.66)_{10}$$

$$\begin{array}{r} 9 | 195 \\ 9 | 21 \rightarrow 6 \\ 9 | 2 \rightarrow 3 \\ 0 \rightarrow 2 \end{array}$$

$$0.66 \times 9 = 5.94$$

$$0.94 \times 9 = 8.46$$

$$0.46 \times 9 = 4.14$$

$$0.14 \times 9 = 1.26$$

$$0.26 \times 9 = 2.34$$

$$(523.4)_6 \longrightarrow (236.584)_9$$

Que. The decimal equivalent of Binary number (10110.11)

Ans —

$$22 + \frac{2+1}{4} = (22.75)_{10}$$

$$\underline{\text{Que.}} \quad \sqrt{(224)_2} = (13)_x \quad x=?$$

$$\Rightarrow \sqrt{2x^2 + 2x^1 + 4x^0} = 1x^2 + 3$$

$$2x^2 + 2x + 4 = x^2 + 6x + 9$$

$$x^2 - 4x - 5 = 0$$

$$\therefore \frac{4 \pm \sqrt{16 + 20}}{2} \Rightarrow \frac{4 \pm 6}{2} = 5 \checkmark \quad \text{or} \quad -1$$

(x cannot be negative)

Ques. The number of ones present in binary Representn of $15 \times 256 + 5 \times 16 + 3$ are 8.

Sol. $15 \times 16^2 + 5 \times 16^1 + 3 \times 16^0$

$$(F\ 5\ 3)_{16} \longrightarrow 1111\ 101\ 011$$

* Hexadecimal & Octal to Binary:

i) $(641.23)_8 \longrightarrow (\quad)_2$

$$\begin{array}{ccccc} 6 & 4 & + & 2 & 3 \\ | & | & | & | & | \\ 1 & 10 & 100 & 001 & 010 \\ | & | & | & | & | \\ 1 & 10 & 100 & 001 & 011 \end{array}$$

$$\Rightarrow (110100001.010011)_2$$

ii) $((59.4)_{16} \longrightarrow (\quad)_2)$

$$\begin{array}{c} | \\ 1100\ 0101\ 1001.0100 \end{array}$$

$$\Rightarrow (110001011001.0100)_2$$

Ques.

* Binary to octal & Hexadecimal:

i) $(1101.10101)_2 \longrightarrow (\quad)_8$

Sol. $\underbrace{001}_{\leftarrow}\underbrace{101}_{\rightarrow} \cdot \underbrace{10101}_{\rightarrow} \rightarrow (15.52)_8$

$$\underbrace{1101}_{\leftarrow} \cdot \underbrace{10101000}_{\rightarrow} \rightarrow (D.A8)_{16}$$

* Octal addition

$$\begin{array}{r}
 742 \cdot 53 \\
 + 543 \cdot 27 \\
 \hline
 (150602)_8
 \end{array}
 \quad \text{OR} \quad 10 - 8 = 2$$

$$\begin{array}{r}
 8 | 10 \\
 8 | 1 \rightarrow 2 \\
 \hline
 1
 \end{array}$$

Base 6 addition:

$$\begin{array}{r}
 343 \cdot 25 \\
 + 532 \cdot 34 \\
 \hline
 (1320.03)_6
 \end{array}$$

$$\begin{array}{r}
 6 | 9 \\
 6 | 1 \rightarrow 3 \\
 \hline
 1
 \end{array}$$

cloril divide
subtract by
radix.

$$\text{Que. } (135)_x + (144)_x = (323)_x$$

Sol

$$\begin{array}{r}
 135 \\
 + 144 \\
 \hline
 \cancel{9} = 4
 \end{array}$$

note

$$9 - x = 3$$

$$x = 6 //.$$

$$\text{Que. } 24 + 14 = 21$$

$$8 - x = 1$$

$$x = 7 //$$

$$\text{Que. } (2.3)_4 + (1.2)_4 = (3)_4$$

Sol

$$\begin{array}{r}
 3 \\
 2 \\
 \hline
 6 \leftarrow 4 = 2
 \end{array}$$

$$\begin{array}{r}
 2 \cdot 3 \\
 1 \cdot 2 \\
 \hline
 10.01
 \end{array}$$

$$(10.1)_4 //$$

WANT ECE BEST QUALITY-2019-20

LATEST HANDWRITING NOTES

BY

GATE ACADEMY CLICK HERE

Buy Now

Noted-: Above ECE GATE/IES GATEACADEMY 2019-20

CLASSROOM BEST QUALITY Handwriting Notes Unique and Good Handwriting. Above Notes Enough for your Preparation.....

Noted-: Dear Aspirants If you do practice previous year paper 50% your work finished.so Guys daily at least 30minutes give previous year.

1. Previous year paper 4-5 times practice before final exam.
2. Subject wise study reference STD book
3. Test series practice more n more (Try to latest test series 2-3 fully solve then join online test series.)

Noted-: Single Source Follow, Revise

Multiple Time Best key of Success

Que $(235)_{R_1} = (565)_{R_0} = (865)_{R_2}$

Sol $2 \times R_1^2 + 3 \times R_1 + 5 = 565$

$$2R_1^2 + 3R_1 + 5 = 565$$

$$\rightarrow 2R_1^2 + 3R_1 - 560 = 0$$

$$\rightarrow 2R_1^2 + 3R_1 - 560 = 0$$

$$\rightarrow R_1 = \frac{-3 \pm \sqrt{9 + 560 \times 4 \times 2}}{4}$$

$$R_1 = 16$$

Que $(43)_n = (83)_8$ no. of possible solⁿ u

Sol $4x+3 = 8y+3$

$$4x = 8y$$

$$\frac{x}{y} = 2$$

$$x = 2y$$

$$y = \underline{\underline{1, 2, 3}}$$

$$x = \underline{\underline{2, 4, 6, 8}}$$

	x	y
1	2	1
2	4	2

6	3
8	4
10	5
12	6
14	7
16	8

5 solⁿ

Ques. $(123)_5 = (xy)_7$

Sol] $25 + 10 + 3 = xy + 8$

$$xy = 30$$

$$y = \frac{30}{x}$$

y	8
30	1
15	2
10	3
7	4
	5

∴

3 possible soln

- ① $(x < y)$
- ② $y_{\min} = 9$

5	6
6	5
1	30
2	15
3	10

* Representation of Signed binary Number


Sign Magnitude form

Complement form

1's Complement

2's Complement

i) $-29 \rightarrow$ Signbit Magnitude (29)




This is Sign Magnitude form.

ii) -29 in 1's Complement \Rightarrow $\begin{array}{c} 1, 00010 \\ \hline \text{Signbit} \quad \text{1's comp of 29} \end{array}$

iii) -29 in 2's Complement \Rightarrow $\begin{array}{c} 1, 00010 \\ + 1 \\ \hline 1, 00011 \end{array} = 100011$

- Self Complementing Code is a Code in which we can obtain Codeword for g's complement of N by from the Code of N by complementing each bit in Code of N
- 2421 is a Self Complementing Code. Any Code which has repeated weight (2 in this case) are Self Complementing.
- Self Complementing property must hold to write Codewords
Hence there are many sequence of 2421 BCD are possible

* Gray Code



• Gray code is non weighted code.

• Gray code is also called reflective code

• Gray code is not a BCD code because Gray code can be of 2 bit, 3 bit, 4 bit & 8 bit but BCD is only 4 bit.

note:- Gray Code are Unit distance Code

Distance between Code
→ difference in no. of bit

- Gray Code is also called Cyclic Code

Unit-2 Combinational Circuit






fig. Combinational ckt

Combinational Ckt is a Circuit made up of Combination of Logic gate. In Combinational Ckt the op's at any time depend on present I/p.

* Multiplexer





Total Cable required for 1 to 1 \times mission = 400 km
100 km



Only 100 km Cable Req.

1) 2×1 Mux ($2:1$ Mux)

2 line to 1 line Mux



S	y
0	I_0
1	I_1

$$y = \bar{S} I_0 + S I_1$$

Check :- $S=0$


$$y = 1 \cdot I_0 + 0 I_1$$

$$y = I_0$$

$S=1$

$$y = 0 I_0 + 1 I_1$$

$$= I_1$$



logict of 2:1 Mux

WANT ECE BEST QUALITY-2019-20

LATEST HANDWRITING NOTES

BY

GATE ACADEMY CLICK HERE

Buy Now

Noted-: Above ECE GATE/IES GATEACADEMY 2019-20

CLASSROOM BEST QUALITY Handwriting Notes Unique and Good Handwriting. Above Notes Enough for your Preparation.....

Noted-: Dear Aspirants If you do practice previous year paper 50% your work finished.so Guys daily at least 30minutes give previous year.

1. Previous year paper 4-5 times practice before final exam.
2. Subject wise study reference STD book
3. Test series practice more n more (Try to latest test series 2-3 fully solve then join online test series.)

Noted-: Single Source Follow, Revise

Multiple Time Best key of Success


Multiplexer :- It is a combinational circuit which accepts data through multiple input lines and passes it through single output line. The routing of multiple input data into single output line is done with the help of extra input line called as Selection line.

$$\text{Selection Line } S = \log_2(n) : n \text{ no of IP}$$

$$S = \log_2(n)$$

$$n = 2^S$$

4x1 MUX



Table

S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

Equation :-

$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$





fig. 4x1 MUX logic diagram

8x1 MUX




*S₀ always
LSB*

Table

S ₂	S ₁	S ₀	Y	S ₂	S ₁	S ₀	Y
0	0	0	I ₀	1	0	0	I ₄
0	0	1	I ₁	1	0	1	I ₅
0	1	0	I ₂	1	1	0	I ₆
0	1	1	I ₃	1	1	1	I ₇

$$Y = \overline{S_2 S_1 S_0} I_0 + \overline{S_2} \overline{S_1} S_0 I_1 + \overline{S_2} S_1 \overline{S_0} I_2 + \\ S_2 S_1 \overline{S_0} I_6 + S_2 \overline{S_1} \overline{S_0} I_4 + S_2 \overline{S_1} S_0 I_5 + \\ \overline{S_2} S_1 S_0 I_8 + S_2 S_1 S_0 I_7$$


Ques. find o/p of given MUX



$$Y = \overline{A} \overline{B} O + \overline{A} B C + A \overline{B} \overline{C} + A B$$


$$Y = A B + \overline{A} B C + A \overline{B} \overline{C}$$

$$\text{In std SOP } Y_{\text{sop}} = A B \overline{C} + A B C + \overline{A} B C + A \overline{B} \overline{C}$$



$$Y \rightarrow A \overline{C} + B C$$

Ques.



$$\begin{aligned} \underline{S_0} & \quad \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3 = BC + AC \\ & \quad \bar{A} \bar{B} I_0 + \bar{A} B I_1 + A \bar{B} I_2 + AB I_3 = BC + AC \end{aligned} \quad \text{--- } \textcircled{1}$$

$$Y = BC + AC$$

$$Y = ABC + \bar{A} BC + A \bar{B} C + A \bar{B} \bar{C}$$

$$Y = ABC + ABC + \bar{A} BC + A \bar{B} C + \bar{A} \bar{B} \cdot 0$$

$$Y = AB + \bar{A} BC + A \bar{B} C + \bar{A} \bar{B} \cdot 0 \quad \text{--- } \textcircled{2}$$

Compare eq $\textcircled{1}$ & $\textcircled{2}$

$$I_3 = 1$$

$$I_2 = \bar{C}$$


$$I_0 = 0$$

$$I_1 = C$$

obtaining QLP is called designing
getting QLP is called Analysis

Ques. Design following function using 2:1 Mux

$$\textcircled{1} \quad \text{NOT} \quad Y = \bar{A}$$




$$Y = \bar{S} I_0 + S I_1$$

$$Y = \bar{A} I_0 + A I_1$$

$$I_0 = 1, I_1 = 0$$

$$Y = \bar{A} \quad !!$$

2. AND $y = A \cdot B$



$$y = \bar{S} I_0 + S I_1$$

$$y = \bar{A} I_0 + A I_1$$

$$y = A B + \bar{A} \cdot 0$$

$$y = AB$$

$$I_1 = B$$

$$I_0 = 0 \quad //.$$

3. OR $y = A + B$

$$y = I_0 \bar{A} + I_1 A$$

~~or~~

$$y = I_0 \bar{A} + I_1 A + A \cdot 0$$

$$I_0 = I_1 = B$$

$$y = I_0 \bar{A} + I_1 A$$

on Comp.

$$I_0 = B \quad I_1 = 1$$

$$\begin{aligned} y &= A + B (A + \bar{A}) \\ &= A + AB + \bar{A} B \\ &= A(1+B) + \bar{A} B \\ &= A \cdot 1 + \bar{A} B \end{aligned}$$

$$A + B = A + \bar{A} B$$

Note: 2-to-1 MUX is also a Universal ch.

4) NOR gate

$$Y = \overline{A+B}$$

$$Y = \overline{A} \cdot \overline{B}$$

Take: $S = A$

$$Y = \overline{S} \cdot I_0 + S I_1$$

$$Y = \overline{A} I_0 + A I_1$$

$$Y = \overline{A} \overline{B} + A \cdot 0$$

on Comp.

$$\overline{B} = I_0$$

$$I_1 = 0$$

5) $Y = \overline{A \cdot B}$

$$Y = \overline{A} + \overline{B}$$

$$= \overline{A} \cdot 1 + \overline{A} \overline{B} + A \overline{B}$$

$$= \overline{A} (1 + \overline{B}) + A \overline{B}$$


$$= \overline{A} \cdot 1 + A \overline{B}$$

OR $Y = \overline{A} + \overline{B}$

$$I_0 = 1 \quad I_1 = \overline{B}$$

6) $Y = A \oplus B = \overline{A} B + A \overline{B}$

$$I_0 = B \quad I_1 = \overline{B}$$




7) $Y = A \ominus B = \overline{A} \overline{B} + A B$

$$I_0 = \overline{B} \quad I_1 = B$$

Ques 1 What are the minimum number of 2x1 MUX required to generate a two 1/p AND gate and a two input EXOR gate

Sol) for two 1/p AND gate
only 1 2x1 MUX Req

for two 1/p EXOR gate = 2 2x1 MUX




Ans. 1 & 2 II.

Ques. Design using 4x1 MUX

$$1) \quad Y = A \oplus B$$

$$Y = \bar{A}\bar{B} + A\bar{B}$$



$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$

$$= \bar{A}\bar{B} I_0 + \underline{\bar{A}B I_1 + A\bar{B} I_2 + AB I_3}$$

On Compu.

$$I_0 = 0$$

$$I_3 = 0$$

$$I_1 = 1$$

$$I_2 = 1$$

$$II) \quad f = \overline{A \cdot B}$$

$$\text{std. eqn} \quad f = \overline{A} \overline{B} I_0 + \overline{A} B I_1 + A \overline{B} I_2 + A B I_3$$

$$f = \overline{A} + \overline{B}$$

$$= \overline{A} B + \overline{A} \overline{B} + \overline{A} \overline{B} + A \overline{B}$$

$$= \overline{A} \overline{B} + \overline{A} B + A \overline{B} + A B \cdot 0$$

on Comp.


$$I_0 = 1$$

$$I_1 = 1$$

$$I_2 = 1$$


$$I_3 = 0 \quad II.$$

$$III) \quad f = \overline{\overline{A} + B}$$




Imp pts.

- With a 2x1 Mux, we can design some but not all functions of 2 variables



Necessarily in this order. The respective Input Connection to PQR as terminal should be

- A) $S_2 \text{ D}_{in} S_0 S_1$
- B) $S_1 \text{ D}_{in} S_0 S_2$
- C) $\text{D}_{in} S_0 S_1 S_2$
- D) $\text{D}_{in} S_2 S_0 S_1$



Sol: $P = 0$ fixed (to make device on)

as $P = 0$ and $0/p$ is active low

hence '0' will propagate from \bar{Y}_0 to \bar{Y}_7

$$P = \text{D}_{in}$$

given $A_1 \rightarrow S$
 $A_0 \rightarrow R$

for $Q = 0 \quad \overline{Y_0} \text{ to } \overline{Y_3} \quad \text{activated}$

for $Q = 1 \quad \overline{Y_4} \text{ to } \overline{Y_7} \quad \text{activated}$

Hence Comparing $S_2 \ S_1 \ S_0$ with $Q \ S \ R$


$$S_2 \rightarrow Q$$

$$S_1 \rightarrow S$$


$$S_0 \rightarrow R$$

Option 2

Note:




Unit - 3 Sequential Circuits



1. In Combinational ckt, o/p at any time depends only on the present inputs. whereas in Sequential Circuit the o/p at any time depends on present input as well as past output.
2. As the o/p of Sequential ckt also depend on past o/p, there is a requirement of Memory element which is connected in the feed back path. whereas in Combinational ckt there is no requirement of Memory element or feedback path.
3. Due to the feedback path, Sequential ckt may be referred as closed system whereas Combinational ckt is referred as open system.
4. The Memory element used in digital Sequential ckt are -
 - I) latch
 - II) Flip-flop

* Latch (Cross Coupled Gates)

* Latch using NAND Gates



Output states of a Latch / flip flop

① SET state

- Latch / ff is said to be in SET state if present normal o/p or main output is at logic HIGH

$$\text{i.e } Q_{n+1} = 1$$

$$\text{& } \overline{Q_{n+1}} = 0$$

② RESET state

- Latch / ff is said to be in RESET state if present normal o/p is at logic low

$$\text{i.e } Q_{n+1} = 0$$

$$\overline{Q_{n+1}} = 1$$

III. HOLD state

latch/ ff is said to be in hold state if the present o/p is same as the past o/p i.e

$$Q_{n+1} = Q_n$$

$$\overline{Q_{n+1}} = \overline{Q_n}$$


IV Invalid state

latch/ ff is said to be in invalid state if normal o/p is equal to complemented o/p.

$$\text{i.e } Q_{n+1} = \overline{Q_{n+1}}$$



* SR Latch Using NMOS gate :



WANT ECE BEST QUALITY-2019-20

LATEST HANDWRITING NOTES

BY

GATE ACADEMY CLICK HERE

Buy Now

Noted-: Above ECE GATE/IES GATEACADEMY 2019-20

CLASSROOM BEST QUALITY Handwriting Notes Unique and Good Handwriting. Above Notes Enough for your Preparation.....

Noted-: Dear Aspirants If you do practice previous year paper 50% your work finished.so Guys daily at least 30minutes give previous year.

1. Previous year paper 4-5 times practice before final exam.
2. Subject wise study reference STD book
3. Test series practice more n more (Try to latest test series 2-3 fully solve then join online test series.)

Noted-: Single Source Follow, Revise

Multiple Time Best key of Success

WANT ECE BEST QUALITY-2019-20

LATEST HANDWRITING NOTES

BY

GATE ACADEMY CLICK HERE

Buy Now

Noted-: Above ECE GATE/IES GATEACADEMY 2019-20

CLASSROOM BEST QUALITY Handwriting Notes Unique and Good Handwriting. Above Notes Enough for your Preparation.....

Noted-: Dear Aspirants If you do practice previous year paper 50% your work finished.so Guys daily at least 30minutes give previous year.


1. Previous year paper 4-5 times practice before final exam.
2. Subject wise study reference STD book
3. Test series practice more n more (Try to latest test series 2-3 fully solve then join online test series.)

Noted-: Single Source Follow, Revise

Multiple Time Best key of Success



A	B	Q_{n+1}	State Q_{n+1}	State
0	0	1	1	INVALID
0	1	1	0	SET
1	0	0	1	RESET
1	1	Q_n	$\overline{Q_n}$	HOLD

* SR Latch using NOR gate








A	B	Q_{n+1}	\bar{Q}_{n+1}	State
0	0	Q_n	\bar{Q}_n	HOLD
0	1	1	0	SET
1	0	0	1	RESET
1	1	0	0	INVALID

note:



* SR flip flop Using NOR gate






clock	A	B	Q_{n+1}	\overline{Q}_{n+1}	State
0	X	X	Q_n	\overline{Q}_n	HOLD
1	0	0	Q_n	\overline{Q}_n	HOLD
1	0	1	1	0	SET
1	1	0	0	1	RESET
1	1	1	0	1	Invalid


$\therefore B = SET \quad A = RESET$

JK Flip flop Using NAND gate





Working

Case I



Case III




4 bit Ring \Rightarrow Mod 4 Counter
 n bit Ring \Rightarrow Mod n Counter

4 bit Johnson \Rightarrow Mod 8
 n bit Johnson \Rightarrow Mod 2^n

	Ring	Johnson
Used state	2^n	$2^n - 1$
Unused state	$2^n - 2^n$	$2^n - 2^n$

Ques.




How many clock pulse req. to get $Q_A Q_B Q_C Q_D = 1111$

Sol	CP	QA	QB	QC	QD	CP
	0	1	1	0	1	
	1	0	1	1	0	2
	2	0	0	1	1	3
	3	1	0	0	1	4
	4	0	1	0	0	5


CP	Q _A	Q _B	Q _C	Q _D	CP
4	0	0	1	0	5
5	0	0	0	1	6
6	1	0	0	0	7
7	1	1	0	0	8
8	1	1	1	0	9
9	1	1	1	1	10

clk


Equivalent Representation



for Ring Counter



Johnson



Q99, 10

$$Q114 \quad A = B \quad C = D \quad A_{n+1} = n \quad B_{n+1} = n \quad C_{n+1} = B \quad D_{n+1} = C$$

1 + 0 = 1

$$2 \quad 0 \quad 0 \quad 1 \quad 1 \quad 0 \quad 0$$

2 0 0 1 1 ③

3 0 0 1 (w)

4 0 00 6

5 1 0 0 0

100 6

6 0 10 @


(7) 100

✓ ✓ ✓ ✓ ✓



Shift Reg. Questⁿ Can also be solved by
synchronous Counter approach. (Shift Reg. is Sync. Count.)

Q_A	Q_B	Q_C	Q_D	$f f$ Input	Q_{A+1}	Q_{B+1}	Q_{C+1}	Q_{D+1}
Q_A	Q_B	Q_C	Q_D	Q_A	Q_B	Q_C	Q_D	Q_{D+1}

Ques1 Draw waveform for a Async. Counter with state diagram




Sol)




Q_A with Δt



Q_B




Ques2 Draw waveform of Synchronous Counter with state diagram



Sol



Q_A with Δt



Q_B



Conclusion → Delay of Async. Counter = $n \Delta t$
where $n = \text{no. of f/f in Async. Counter}$,

and Δt is delay in each f/f.
Delay of Sync. Counter ($n \text{ f/f}$) = Δt

Ripple Counter → Asy whole. Counter

Unit-4 ADC & DAC





fig. Weighted Resistor
Type DAC

Case (1) $b_0 = 0$

Ohm's Law at $2^{n-1}R$

$$\frac{0 - 0}{2^{n-1}R} = I_0$$

Case 2 $b_0 = 1$

Ohm's Law at $2^{n-1} R$

$$\frac{V_{cc} - 0}{2^{n-1} R} = I_0$$

∴

$$I_0 = \frac{b_0 V_{cc} - 0}{2^{n-1} R}$$

Apply kcl

$$I_0 + I_1 + I_2 + \dots + I_{n-1} = I_f$$

$$\frac{b_0 V_{cc}}{2^{n-1} R} + \frac{b_1 V_{ce}}{2^{n-2} R} + \dots + \frac{b_{n-1} V_{ce}}{2^0 R} = -\frac{V_o}{R_f}$$

$$\Rightarrow -\frac{V_o}{R_f} = \frac{V_{cc}}{2^{n-1} R} \left[\frac{b_0}{2^0} + \frac{b_1}{2^1} + \frac{b_2}{2^2} + \dots + \frac{b_{n-1}}{2^{n-1}} \right]$$

$$\Rightarrow V_o = \frac{-V_{cc} R_f}{2^{n-1} R} \left[2^0 b_0 + 2^1 b_1 + 2^2 b_2 + \dots + 2^{n-1} b_{n-1} \right]$$

↓ Constant

$$V_o \propto (b_0, b_1, b_2, \dots, b_{n-2}, b_{n-1})$$


Output \propto Digital Input

Design is simple but wide variety of results
are reqd (see disadvantage) wide variety of results
Resistance are required.


(2)

R-2R



ladder type DAC


Case L SPT

$$b_2 \ b_1 \ b_0 = 0 \ 0 \ 1$$



By Thévenin theorem






$$V_0 = \frac{V_{CC}}{8} \times \left(-\frac{RF}{3R} \right)$$

$$V_{O1} = -\frac{V_{CC} RF}{24 R} = -b_0 \frac{V_{CC} RF}{24 R}$$

Case 2 $b_1 = V_{CC}$ $OLO = b_2 b_1 b_0$



$$V_{O2} = -\frac{V_{CC}}{4} \left(\frac{RF}{3R} \right) = -\frac{V_{CC} RF}{12R}$$


$$= -b_1 \frac{V_{CC} RF}{12R}$$

Case 3 $b_2 = V_{CC}$ $OLO = b_2 b_1 b_0$

$$V_{O3} = -\frac{V_{CC}}{2} \left(\frac{RF}{3R} \right) = -\frac{V_{CC} RF}{6R}$$

$$= -\frac{V_{CC} b_2 RF}{6R}$$

$$V_0 = V_{O1} + V_{O2} + V_{O3}$$



$$V_0 = - \left[\frac{b_0 V_{cc} R_F}{24 R} + \frac{b_1 V_{cc} R_F}{12 R} + \frac{b_2 V_{cc} R_F}{6 R} \right]$$

$$V_0 = - V_{cc} R_F \left[\frac{b_0 + 2b_1 + 4b_2}{24 R} \right]$$

$$V_0 = - \frac{V_{cc} R_F}{24 R} \left[2^0 b_0 + 2^1 b_1 + 2^2 b_2 \right]$$

$$V_0 \propto (b_0, b_1, b_2)$$

High on Weight
Hence b_2 is MSB
 b_0 is LSB



Generalization for n bit

$$V_0 = - \frac{V_{cc} R_F}{2^n \cdot 3R} \left[2^0 b_0 + 2^1 b_1 + 2^2 b_2 + \dots + 2^{n-1} b_{n-1} \right]$$

Ques 9 & 10


Sol

$$\frac{3R \times 2R}{5R} = \frac{6R}{5}$$



||

$$I = \frac{10}{10} = 1\text{mA}$$




ii) $I_{inv} = 0.25 + 0.0625$
 $= 0.3125$

$kcl \quad - 0.3125 + \frac{0 - V_0}{10} = 0$

at Inverting
 $\Rightarrow V_0 = 3.125 \text{ V} //$

ANALOG TO DIGITAL CONVERTER



Digital Output & Analog I/P
(bits) (voltage)




fig. Parallel Comp. A.D.C or
flash A.D.C

By VOR (volt division)

$$\frac{V_{cc} \times R_2}{7R} = \frac{V_{cc}}{14}$$

$$\frac{V_{cc} \times \frac{3R}{2}}{7R} = \frac{3V_{cc}}{14}$$

Range of V_a

$$0 < V_a < \frac{V_{cc}}{14}$$

$$\frac{V_{cc}}{14} < V_a < \frac{3V_{cc}}{14}$$

$$\frac{3V_{cc}}{14} < V_a < \frac{5V_{cc}}{14}$$

$$\frac{5V_{cc}}{14} < V_a < \frac{7V_{cc}}{14}$$

$$\frac{7V_{cc}}{14} < V_a < \frac{9V_{cc}}{14}$$

$$\frac{9V_{cc}}{14} < V_a < \frac{11V_{cc}}{14}$$

$$\frac{11V_{cc}}{14} < V_a < \frac{13V_{cc}}{14}$$

$$V_a > \frac{13V_{cc}}{14}$$

	Comparator O/p							encoder o/p		
	C ₁	C ₂	C ₃	C ₄	C ₅	C ₆	C ₇	b ₂	b ₁	b ₀
0 < $V_a < \frac{V_{cc}}{14}$	0	0	0	0	0	0	0	0	0	0
$\frac{V_{cc}}{14} < V_a < \frac{3V_{cc}}{14}$	1	0	0	0	0	0	0	0	0	1
$\frac{3V_{cc}}{14} < V_a < \frac{5V_{cc}}{14}$	1	1	0	0	0	0	0	0	1	1
$\frac{5V_{cc}}{14} < V_a < \frac{7V_{cc}}{14}$	1	1	1	0	0	0	0	1	0	0
$\frac{7V_{cc}}{14} < V_a < \frac{9V_{cc}}{14}$	1	1	1	1	0	0	0	1	0	1
$\frac{9V_{cc}}{14} < V_a < \frac{11V_{cc}}{14}$	1	1	1	1	1	0	0	1	1	0
$\frac{11V_{cc}}{14} < V_a < \frac{13V_{cc}}{14}$	1	1	1	1	1	1	0	1	1	1
$V_a > \frac{13V_{cc}}{14}$										

Note: no. of Comparators required for
n bit ADC

$$= 2^{n-1}$$

Conversion time of flash ADC = T_c . Where T_c is
time period of one clock pulse

flash ADC \Rightarrow fastest ADC

So

Range of V_{in}

$$0 < V_{in} < 0.5$$

$$0 \leq V_{in} \leq$$

$$0 < V_{in} < \frac{\frac{3}{2}}{3} = \frac{1}{2}$$

$$0.5 < V_{in} < 1.5$$

$$1.5 < V_{in} < 2.5$$

$$2.5 < V_{in} < 3$$

Comp. op

$x_1 \ x_2 \ x_3$

encoding of

$y_1 \ y_0$

0 0 0

1 0 0

1 1 0

1 1 1

0 0

0 1

1 0

1 1

$$y_1 = x_2$$

x_1

X	X	X	X
X	X	X	X

$$y_0 = x_1 + x_3$$


$$y_0 = x_3 + x_1 \bar{x}_2$$

x_1	$\bar{x}_2 \bar{x}_3$	$\bar{x}_2 x_3$	$x_2 \bar{x}_3$	$x_2 x_3$
\bar{x}_1	0	X	X	X
x_2	1	X	1	0

$$y_0 = x_1 \bar{x}_2 \bar{x}_3 + x_1 x_2 \bar{x}_3$$

$$= \bar{x}_1 [x_2 \oplus x_3]$$

$$y_0 = \bar{x}_1$$



Q17

Sol Range Vm

X_0	X_1	X_2	B_1	B_0
0	0	0	0	0
1	0	0	0	1
1	1	0	1	0
1	1	1	1	1

$$B_0 = \overline{x_2} + \overline{x_1}x_0 \\ \text{K-map: } \begin{array}{|c|c|c|c|} \hline & \overline{x_2}x_1 & x_2x_1 & x_2 \\ \hline x_0 & 0 & x & x \\ \hline 1 & x & 1 & 0 \\ \hline \end{array} = B_0 = \overline{x_2} + \overline{x_1}x_0 \\ = \overline{x_2} + x_1$$

Not Matching with answer
Hence from table

$$x_0\overline{x_1}\overline{x_2} + x_0x_1x_2$$


$$\Rightarrow x_0[\overline{x_1}\overline{x_2} + x_1x_2]$$

$$\Rightarrow x_0[\overline{x_1} \oplus x_2] //$$

* Successive Approximation ADC


$$\frac{1}{2} \text{ kg} \quad \frac{1}{4} \text{ kg} \quad \frac{1}{8} \text{ kg}$$


$$w_a = \frac{6.5}{8}$$



Conversion time
of Successive App ADC

$$= n T_c$$





* Single slope Counter type ADC also called SS ADC




fig. Tracking type ADC.