# SRM INSTITUTE OF SCIENCE AND TECHNOLOGY, RAMAPURAM DEPARTMENT OF -----CSE-----

## ANSWER KEY SUBMISSION

Date o	of Exam a	& 	7/6/2022 & FN	Category of Exam	CLA1/CLA2/CLA3/SURPRISE TEST			
	e Name		Operating Systems	Course Code	18CSC205J			
Facult submi	tting		Dr.C.G.Balaji	Date of submission of Answer Key	9/6/2022			
	tment to the Facu gs to		CSE	Total Marks	50			
			Part-	A (20 x 1 = 20)		T		
		s sync	chronization can be done on			1:		
	a)	-	vsical					
1	b)		dware Iware					
	<b>d</b> )							
	<u>u)</u>	BOU	th hardware and Software					
	a)	con	is interprocess communication.					
2	<b>b</b> )		nmunication between two process					
2	(c)	con	nmunication between two threads of same					
	(d)	con	amunication between two threads of same	process				
	<del>  "</del>		s a classic software-based solution to the	:4: -1:		$\perp$		
	a)	Pet	erson's solution.	critical-section problem		:		
3	b)							
5	c)							
	d)		AndTest Instruction					
	Semapl		an be accessed via two operations namely	V operations		-		
	a)	stop	o() and run()	y operations		:		
4	b)	_	se() and unpause()					
	c)	pro	beren() and verhogen()					
	d)		() and wait()					
	In		semaphore, the integer value can ran	ge over an unrestricted dor	nain	+		
	a)	cou	nting			-		
5	b)	bina	ry					
	(c)	bou	nded					
	d)	unbounded						
			re classical problem of synchronization.			+		
	a)		nded-Buffer Problem			'		
6	b)		ders and Writers Problem					
U	c)		ing-Philosophers Problem					
	d)		nded-Buffer Problem and Readers and W					
	e)		nded-Buffer Problem, Readers and Wi		g-Philosophers Problem			
			following scheduling algorithms is preen	nptive scheduling?	~	1		
			S Scheduling					
7	b)		Scheduling					
1			vork Scheduling					
			F Scheduling	9				
			ing decisions may take place when a proc	ess		1		
8	a)		ches from waiting to running state					
	b)	switc	ches from terminate to ready state					

Course Code: 18CSC205J

Page No. Page 1 of 8


Signature of the Faculty

	c)	switches from waiting to ready state						
	d)	switches from waiting to new state						
	Which module gives control of the CPU to the process selected by the electrons and the control of the CPU to the process selected by the electrons and the control of the CPU to the process selected by the electrons are also be a control of the CPU to the process selected by the electrons are also be a control of the CPU to the process selected by the electrons are also be a control of the CPU to the process selected by the electrons are also be a control of the CPU to the process selected by the electrons are also be a control of the CPU to the process selected by the electrons are also be a control of the CPU to the process selected by the electrons are also be a control of the CPU to the process selected by the electrons are also be a control of the cPU to the the							
	a)		1					
9	b)	interrupt						
	c)	scheduler						
	d)	MMU						
	Deadlo	Ck can arise if following condition/s hold simultaneously						
22.50	a)	Mutual Exclusion only	1					
10	b)	Mutual Exclusion and Hold & wait						
	c)	Mutual Exclusion, Hold & wait, No preemption						
	d)	Mutual Exclusion, Hold & wait, No preemption, Gircular wait						
		address is generated by the						
	a)	memory manager	1					
11.	b)	CPU						
	c)	memory controller						
	d)	memory unit						
	Copyin	g a process from memory to disk to allow space for other process is known as	-					
12.	a) b)	- Birmington	1					
	e)	paging Swapping						
	d)	Demand Paging						
	Paging	sets up atable to translate logical to physical addresses						
	a)	Segment	1					
13.	b)	Mapping						
	c)	Logical						
	The pag	Page ge base contains the						
	a)	starting logical address of the process	1					
14.	b)	starting physical address of the page in memory	•					
	c)	page length						
	d)	ending logical address of the process						
	Solution	to the problem of external fragmentation problem is to	-					
15.	a)	permit the logical address space of a process to be noncontiguous	1					
13.	b) c)	permit larger processes to be allocated memory at last						
	d)	permit larger processes to be allocated memory at last permit the logical address space of a process to be contiguous						
		entation, each address is specified by						
	a)	a key & value	1					
16.		an offset & value						
	c)	a value & segment number						
	Conside	a segment number & offset						
	mappin	er a computer with 8 Mbytes of main memory and a 128K cache. The cache block size is 4 K. It uses a direct g scheme for cache management. How many different main memory blocks can map onto a given physical	1					
	cache b	lock?						
17.	a)	2048						
	b)	256						
	c)	64						
	The DT							
	a)	3R contains thestarting logical address of the process	1					
18	b)	starting address of the page table						
10	c)	page length						
	d)	ending logical address of the process						
	The 64-	bit x86-64 architecture supports the following page	1					
19	a) Four levels of paging							
~	b)	Two levels of paging						
	c)	One level paging						

	d)	Five levels of paging					T
		it ARM architecture, One-level	naging is a	read for		a a a th' a a a	-
	a)	1-MB	paging is	iscu ioi		sections	1
20	b)	4-KB and 16-KB pages					
	c)	1-MB and 16-MB					
	d)	16-KB					
							1
			P	art-B (3 x 10 =	30)		-
21.a.	Define	semaphore. Explain the us	e of sema	nhore in synch	ronization n	roblem with an even-ula	-
	A sem	aphore is a variable or abstr	act data to	priore in syrici	tonization pr	roblem with an example.	-
	thread	s and avoid critical section r	aci uata ty	pe used to cor	ntrol access to	a common resource by multiple	2
	system	s and avoid critical section p	orobiems i	n a concurrent	system such	as a multitasking operating	
	• 50	n. Semaphores are a type of	synchroni	zation primitiv	es.		
	36	maphores are used for muti	ual exclusi	ons where the	semaphore h	nas an initial value of one, and P ()	2
	an	u v () are called before and	after the d	critical sections	<b>5.</b>		1
	• Th	e following problems of syn	chronizati	on are conside	red as classic	al problems:	
		<ul> <li>Bounded-buffer (or Pr</li> </ul>	oducer-Co	onsumer) Probl	lem,		4
		<ul> <li>Dining-Philosophers P</li> </ul>					
		<ul> <li>Readers and Writers P</li> </ul>					
		<ul> <li>Sleeping Barber Proble</li> </ul>					
	• Fo	r example, Suppose there	are 4 pro	cesses P1, P2,	P3, P4, and	they all call wait operation on S	
	(11)	illialized with 4). If another	process P	5 wants the re	source then it	t should wait until one of the four	2
	pr	ocesses calls the signal func	tion and tl	ne value of sen	naphore beco	mes positive.	
21.b.	Suppo	se that the following proce	sses arriv	e for execution	n at the time:	s indicated. Fach process will run	
	1	the listed amount of time.	In answer	ing the questi	ons, use non-	-preemptive scheduling and base	
	:	all decisions on the informa	tion you h	nave at the tim	e the decisio	n must be made.	
			Process	Arrival Time	Burst Time		
			P1	0.0	8		1
			P2	0.4	4		1
			P3	1.0	1		
	a)	Find the average turnarou			_	 FCFS scheduling algorithm?	1
	-/	a the average turnarou	No TAT-	: (8 + (12 - 0.4)	ses with the i	rCF3 scheduling algorithm?	3
	b)	Find the average turnarou	nd time fo	or those proces	7 (13 - 1)) / 3	3 = 10.53	3
	-,	a the average turnarou	Ava TAT	= ( 8 + (9 - 1) +	/12 OAN /	our scheduling algorithm?	1
	c)	The SIE algorithm is supply	avg. IAI	- ( 0 + (3 - 1) +	(13 – 0.4)) / :	tice that we chose to run process	3
	",	P1 at time 0 because we d	lid not kny	iprove periorn	nance, but no	tice that we chose to run process	
		the average turnaround ti	ma will be	if the CDU is In	orter process	es would arrive soon. Find what is	
		is used.	ne will be	ii the CPO is le	it lale for the	first 1 unit and then SJF scheduling	
			σ TAT - /	(2 1) 16 0	4) . / 44 . 0))	1/2 607	
		AV	g. 1A1 - (	(2 - 1) + ( 6 – 0.	.4)+(14-0))	1 / 3 = 6.87	4
22.a.	Illustra	ate contiguous memory allo	cation col	amac with av	n man los		
22.0.						gle contiguous section of memory.	
	Them	emony can be divided either	in the five	process is cont	aineu in a sing	gie contiguous section of memory.  Variable-sized partition in order to	2
	allocat	e contiguous space to user	arossesses	eu-sizeu partiti	ion or in the v	variable-sized partition in order to	
	allocat		processes.	. (with Similar i	example Figur	res)	1
	-	16 KB	<b>→</b>				
	5 H	TB 2 KB 3 KB 3 KB 2 KI	В				
		Memory					4
		memory	1.				
							1
							1
						1 A	4


Course Code: 18CSC205J

The size of each partition is **fixed** as indicated by the name of the technique and it cannot be changed. After allocation, if there is some wastage inside the partition then it is termed **Internal Fragmentation**. **Variable-sized partition** scheme is also known as Dynamic partitioning and is came into existence to overcome the drawback i.e internal fragmentation that is caused by Static partitioning.



Size of Partition = Size of Process

### 22.b. Draw the diagram of segmentation memory management scheme and summarize its principle.



A process is divided into Segments.

Course Code: 18CSC205J

- Segmentation gives user's view of the process which paging does not give.
- There is no simple relationship between logical addresses and physical addresses in segmentation.
- A table stores the information about all such segments and is called Segment Table.


Signature of the Faculty

2

2

2

Segment Table - It maps two-dimensional Logical address into one-dimensional Physical address.



Logical View of Segmentation

Logical Address Space

Physical Address Space

It's each table entry has:

- Base Address: It contains the starting physical address where the segments reside in memory.
- Limit: It specifies the length of the segment.

Address generated by the CPU is divided into:

- Segment number (s): Number of bits required to represent the segment.
- Segment offset (d): Number of bits required to represent the size of the segment.
- Assume that there are three resources, A, B, and C. There are 5 processes P0 to P4. At T0 23.a. we have the following snapshot of the system

٠,			_							
	Process	All	oca	tion		Ma	X	Αv	aila	ble
		Α	В	С	Α	В	С	Α	В	С
	PO	0	1	0	7	5	3	3	3	2
	P1	2	0	0	3	2	2			
	P2	3	0	2	9	0	2			
	Р3	2	1	1	2	2	2			
	P4	0	0	2	4	3	3			

Answer the following based on banker's algorithm:

a) What is the content of need matrix?

Need [i, j] = Max[i, j] - Allocation[i, j]

So, the content of Need Matrix is:

Course Code: 18CSC205J

Page No. Page 5 of 8

Signature of the Faculty

3


1

1

Process	Need				
	Α	В	С		
Po	7	4	3		
P <sub>1</sub>	1	2	2		
P <sub>2</sub>	6	0	0		
P <sub>3</sub>	0	1	1		
P <sub>4</sub>	4	3	1		

#### b) Is the system in a safe state?

Applying the Safety algorithm on the given system,



For i = 0 Step 2

Needo = 7, 4, 3 7,4,3 3,3,2

Finish [0] is false and Needo > Work

So Po must wait But Need ≤ Work

For i = 1
Need<sub>1</sub> = 1, 2, 2
Finish [1] is false and Need<sub>1</sub> < Work
So P<sub>1</sub> must be kept in safe sequence


3, 3, 2 2, 0, 0 Step 3

Work = Work + Allocation<sub>1</sub>

Work = \( \begin{pmatrix} 5 & 3 & 2 \\ 0 & 1 & 2 & 3 & 4 \\ \end{pmatrix}

Finish = \( \begin{pmatrix} false | fa

Course Code: 18CSC205J



For i = 4
Need <sub>4</sub>= 4, 3, 1
Finish [4] = false and Need <sub>4</sub> < Work
So P<sub>4</sub> must be kept in safe sequence

Work = Work + Allocation 4

Work = 7,4,3 0,0,2


Work = Work + Allocation 4

Work = 7 4 5

0 1 2 3 4

Finish = false true false true true

For i = 0
Needo = 7, 4, 3
Finish [0] is false and Need < Work
So Pomust be kept in safe sequence




4

For i = 2

Need<sub>2</sub> = 6, 0, 0

Finish | 2| is false and Need<sub>2</sub> < Work

So P<sub>2</sub> must be kept in safe sequence



Finish [i] = true for  $0 \le i \le n$ Step 4


Hence the system is in Safe state

The safe sequence is P<sub>1</sub>,P<sub>3</sub>, P<sub>4</sub>,P<sub>0</sub>,P<sub>2</sub>

C) If a request from process P1 arrives for (1,0,0) can the request be granted immediately?

ABC Request, = 1,0,0


To decide whether the request is granted we use Resource Request algorithm





Available = Available – Request <sub>1</sub>
Allocation <sub>1</sub> = Allocation <sub>1</sub> + Request <sub>1</sub> Need <sub>1</sub> = Need <sub>1</sub> - Request <sub>1</sub>
$Need_1 = Need_1 - Request_1$

recal - necal- nedaest							
Process	Allocation	Need	Available				
	АВС	<b>А</b> В С	АВС				
P <sub>0</sub>	0 1 0	7 4 3	(2 3 2)				
P <sub>1</sub>	(3 0 0 >	O 2 2>					
P <sub>2</sub>	3 0 2	6 0 0					
P <sub>3</sub>	2 1 1	0 1 1					
P <sub>4</sub>	0 0 2	4 3 1					

We must determine whether this new system state is safe. To do so, we again execute Safety algorithm on the above data structures.







3

Step 3

Step 3

The safe sequence is P1, P2, P4, P0, P2

Hence the new system state is safe, so we can immediately grant the request for process P1.

#### 23.b. Describe the various techniques for structuring the page table in a page memory management scheme.

A page table is the data structure used by a virtual memory system in a computer operating system to store the mapping between virtual addresses and physical addresses.

So Pomust be kept in safe sequence

The following are the most common techniques for structuring the page table -Hierarchical Paging, Hashed Page Tables, and Inverted Page Tables.

**Hierarchical Paging:** 

Two level Course Code: 18CSC205J 1

3

Three level	
Hashed Page Table	2
Inverted Page Table	2

12 m 30

Course Code: 18CSC205J

Page No. Page 8 of 8

Signature of the Faculty