

(Micro computer without interlocked Pipeline stages)

## MIPS instruction Set architecture

variables \$s0, \$s1, \$s2, \$s3, \$s4

↳ that corresponds to variables in C and Java

\$t0, \$t1, \$t2... for temporary registers

To command a computer's hardware, you must speak its language.

The words of the computer language are called instructions

And its vocabulary is called an instruction set.

Common goal of a computer designer:

to find a language that makes it easy to build the hardware and the compiler while maximising performance and minimising cost.

Design Principle 1: Simplicity favours regularity

2. Smaller is faster

3. Make the common case fast  $\rightarrow$  constants.

4. Good design demands compromise

Q. A statement contains 5 variables f, g, h, i, j

$$f = (g + h) - (i + j);$$

What might a C compiler produce?

- Only one operation is performed per MIPS instruction.
- first nips instruction creates calculates the sum of g and h.
- We must place the result somewhere, so the computer creates a temporary variable, called to

add to, ghi

add t<sub>1</sub>, i, j

sub f, to, t<sub>1</sub>

MIPS assembly language

Arithmetic	add	add a, b, c	a = b + c
	subtract	sub a, b, c	a = b - c

## Operands of the computer hardware

Date / /

Page No.

- Unlike programme in high level language, the operands of arithmetic instructions are restricted; they must be from a limited number of special locations built directly in hardware called registers.
- Registers are bricks of computer construction.
- The size of register in the MIPS architecture is 32 bits.

Design Principle :- Smaller is faster

A very large number of registers may increase the clock cycle time simply because it takes electronic signals longer when they must travel farther.

- Arithmetic operations only occur in registers in MIPS instructions

↳ data transfer instructions

Load → lw

Load data from memory to register

Q. Let's assume that A is an array of 100 words and that the compiler has associated the variables g and h with registers \$S<sub>1</sub> and \$S<sub>2</sub> as before. Let's also assume that starting address, or base address, of the array is in \$S<sub>3</sub>. Compile this C assignment statement:

$$g = h + A[8];$$

Answer: Although there is a single operation in this assignment statement, one of the operands is in memory, so we must transfer A[8] to a register.

lw \$t0, 8(\$S3)

add \$S1, \$S2, \$t0

The constant in a data transfer instruction is called the offset, and the register added to form the address is called base register.

sw → Store.

(Q.) Assume variable  $h$  is associated with register  $\$s2$  and the base address of the array  $A$  is in  $\$s3$ . What is the MIPS assembly code for the C assignment statement below?

$$A[12] = h + A[8];$$

lw \$t0, 32(\$s3)

add \$t0, \$s2, \$t0

sw \$t0, 48(\$s3)

→ Many programs have more variables than computer have registers. Consequently, the compiler tries to keep the most frequently used variables in registers and place the rest in memory. The process of putting less commonly used variables (or those needed later) into memory called spilling registers.

To add constant in register

lw \$t<sub>0</sub>, AddConstant4(\$s<sub>1</sub>)  
add \$s<sub>3</sub>, \$s<sub>3</sub>, \$t<sub>0</sub>

OR

add \$s<sub>3</sub>, \$s<sub>3</sub>, 4

↳ Immediate instructions illustrate the third hardware design principle, make the common case fast.

→ Constant operands occur frequently, and by including constants inside arithmetic instructions, they are much faster than if constants were loaded from memory.

Name	Example	
32 registers	\$S0, \$S1, ... \$T0, \$T1, ...	fast locations for data, data must be in registers to perform arithmetic.
$2^{30}$ memory	Memory[0] Memory[4] Memory[42...]	Access only by data transfer instruction in MIPS Memory holds data structures, arrays, & spilled registers.

## Lecture 32

MIPS - 32, MIPS - 64

## Representing instructions in the computer

Instructions kept in computer as a series of high and low electronic signals and may be represented as numbers.

Each piece of an instruction can be considered as individual number, and placing these numbers side by side forms

the instruction.

Since registers are part of almost all instructions, there must be a convention to map registers names into numbers.

In MIPS assembly language, registers \$S<sub>0</sub> to \$S<sub>7</sub> map onto registers 16 to 23 and registers \$T<sub>0</sub> to \$T<sub>7</sub> map onto registers 8 to 15.

Hence \$S<sub>0</sub> → Register 16

\$S<sub>1</sub> → 17

\$S<sub>2</sub> → 18

\$T<sub>0</sub> → 8

\$T<sub>1</sub> → 9

add \$T<sub>0</sub>, \$S<sub>1</sub>, \$S<sub>2</sub>


0	17	18	8	0	32
---	----	----	---	---	----

Each of the segments of an instruction is called a field.

The first and last fields containing 0 and 32 in this case) in combination tell the MIPS computer that this instruction performs addition.

Second field gives the number of register that is the first source operand ( $17 = \$S_1$ ) and third field gives other source operand for the addition ( $18 = \$S_2$ ) fourth field contains number of register that is to receive the sum. ( $19 = \$T_0$ )

fifth field is unused so it is set to 0.



Numeric version of instruction  
→ machine language.

& sequence of such instructions  
→ machine code.

Hexadecimal (base 16)

Convert the following hexadecimal to binary.

eca6420 hex

Convert binary to hexadecimal.

0001 0011 0101 1111 1001 1011 1101 1111<sub>two</sub>

MIPS fields

OP	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bit	5 bits	5 bits	6 bits

Op :- opcode / basic operation of the instr<sup>n</sup>

rs : first register source operand

rt : the second register source operand.

rd : The register destination operand.

It gets the result of the operation.

shamt : Shift amount

(for shift instruction)

funct : function . This field selects the specific variant of the operation in op field & is sometimes called function code.

We have conflict in between the desire to keep all instructions the same length & desired to have a single instruction format. This leads us to the final hardware design principle.

"Good design demands good compromises".

R-type → for registers

I-type → for immediate

[op]	rs	rt	constant or address
6 bits	5 bits	5 bits	16 bits

16 bit address means:

$\pm 2^{15}$  or 32,768 bytes ( $\pm 2^{13}$ )

or  
8192 words.

Q

If  $ht$ , has base of the array A & \$52 corresponds to h, the assignment statement

$$A[300] = h + A[300]$$

lw \$t<sub>0</sub>, 1200(\$t<sub>1</sub>)

add \$t<sub>0</sub>, \$s<sub>2</sub>, \$t<sub>0</sub>

sw \$t<sub>0</sub>, 1200(\$t<sub>1</sub>)

What is MIPS machine language -

op	rs	rt	rd	address/chmt	funct
35	9	8		1200	
0	18	8	8	0	32
43	9	8		1200	

### Logic Operations

	C	Java	shift left left logical
shift left	<<	<<	shl
shift right	>>	>>	shr
Bit-by-Bit AND	&	&	and, andi
Bit-by-Bit OR			or, ori
Bit-by-Bit NOT	~	~	not

\$50

They move all the bits in a word to the left or right, filling the emptied bits with 0's.

$$0000\ 0000\ 0000\ 0000\ 1001 \leftarrow_{\text{two}} = 9_{\text{ten}}$$

$$0000\ 0000\ 0000\ 0000\ 01001 \leftarrow_{\text{two}} = 144_{\text{ten}}$$

The dual of shift left is shift right.

sll \$t2, \$50, 4 # reg \$t2 = reg \$50 & 4 bits

OP	rs	rt	rd	shamt	funct
0	0	16	t2	4	0

and \$t0, \$t1, \$t2

reg \$t0 = reg \$t1 & reg \$t2

ans on \$t0, \$t1, \$t2

reg \$t0 = reg \$t1 | reg \$t2

nor \$t0, \$t1, \$t3

$$\text{reg\$t0} = \sim(\text{reg\$t1} \mid \text{reg\$t3})$$

andi \$s1, \$s2, 100

ori \$s1, \$s2, 100

Instructions for making decisions.

beq register1, register2, L1

↳ go to the statement labelled L1 if the value in register1 equals the value in register2

beq means branch if equal

bne

↳ branch if not equal

In the following code segment f, g, h, i & j are variables. If the five variables f through j corresponds to the five registers \$s0 through \$s4 what is the compiled MIPS code for this C if - statement?

if (i == j)

f = g + h ;

else

f = g - h ;

Unconditional branch

bne \$s3, \$s4, Else

add \$s0, \$s1, \$s2 (skipped if  $i \neq j$ )

j Exit # goto exit

Else : sub \$s0, \$s1, \$s2 (skipped if  $i == j$ )

Exit.

## Loops

Compiling a while loop in C

while ( same[i] == k )

i++ ;

Assume that i & k corresponds to registers \$s3 & \$s5 and the base of the array same is in \$s6. What is MIPS assembly code corresponding to

this C segment?

Loop: sll \$t1, \$S3, 2

# temp reg  $t1 = 4 \times i$

Shifting left by  $i$  bits gives the same results as multiplying by  $2^i$

To get the address of  $\text{cave}[i]$ , we need to add  $t1$  and the base of  $\text{cave}$  in  $$S6$

add \$t1, \$t1, \$S6 #  $t1 = \text{address of } \text{cave}[i]$

lw \$t0, 0(\$t1) # Temp reg  
 $t0 = \text{cave}[i]$

beq \$t0, \$S5, Exit

# goto Exit if  $\text{cave}[i] \neq k$   
The next instruction add 1 to  $i$

add \$S3, \$S3, 1 #  $i = i + 1$

# go to Loop

Exit:

slt \$t0, \$s3, \$s4

↳ set to less than

$t_0 = 1$  if  $\$s3 < \$s4$  otherwise  
 $t_0 = 0$

slti \$t0, \$s2, 10

## Supporting Procedures in Computer Hardware

\$a<sub>0</sub> \$a<sub>1</sub> \$a<sub>2</sub> \$a<sub>3</sub> → four argument register

\$v<sub>0</sub> \$v<sub>1</sub> → two value registers in which to return values.

\$ra: → one return address register to return to the point of origin.

jump and link instruction: An instruction that jumps to an address and simultaneously saves the address of the following instruction in register (ra)

(jal)

jal Procedure Address

$\text{jr ra}$  → jump register

Using more registers

↳ spilling in memory

$\$sp$

Q. int leaf-example (int g, int h, int i,  
 { int j)  
 int f;

$$f = (g+h) - (i+j);$$

return f;

}

g, h, i, j corresponds to  $\$a_0, \$a_1, \$a_2,$   
 $\$a_3$   
 f corresponds to  $\$s_0$

leaf-example :

add  $\$sp, \$sp, 12$

# adjust stack to make room for 3  
 items

sw  $\$t_1, 8(\$sp)$

sw  $\$t_0, 4(\$sp)$

sw  $\$s_0, 0(\$sp)$

High addresses

 $\$SP \rightarrow$  $SP \rightarrow$  $SP \rightarrow$  $\$t_1$  $\$t_0$  $\$S0$ 

low address

(a) before

b) during

c) after

add  $\$t_0$ ,  $\$a_0$ ,  $\$a_1$ # register  $t_0$  contains  $a_0$ add  $\$t_1$ ,  $\$a_2$ ,  $\$a_3$ # register  $t_1$  contains  $i+j$ sub  $\$S0$ ,  $\$t_0$ ,  $\$t_1$ #  $f = \$t_0 - \$t_1$ add  $\$V0$ ,  $\$S0$ ,  $\$zero$ # returns  $f$  ( $\$V0 = \$S0 + 0$ )

Before returning, we restore the three old values of the registers we saved by "popping" them from stack.

lw \$s0, 0(\$sp)  
lw \$t0, 4(\$sp)  
lw \$t1, 8(\$sp)  
add \$p, \$sp, 12

jr \$ra

Nested

Q.

Let's tackle a recursive procedure, showing nested Procedure linking

int fact (int n)

{  
    if ( $n < 1$ ) return(1);  
    else return ( $n * \text{fact}(n-1)$ );

What is MIPS assembly code?

fact :

addi \$sp, \$sp, -8  
sw \$ra, 4(\$sp)  
sw \$a0, 0(\$sp)

slti \$t0, \$a0, 1 # test for  $n < 1$   
beq \$t0, \$zero, L1

# if  $n \geq 1$ , ~~get fact~~  
go to L1 ~~get fact~~

add \$vo, \$zero, 1 #return 1  
 addi \$sp, \$sp, 8  
 jr \$ra

If  $n$  is not less than 1, argument  $n$  is decremented and fact is called again.

L1 : add \$ao, \$ao, -1  
 jal fact

#  $n \geq 1$  arguments  
 gets  $(n-1)$

lw \$d0, 0(\$sp)

lw \$ra, 4(\$sp)

add \$sp, \$sp, 8

Next, value register \$vo gets the product of old argument \$ao and the current value of the value register.

mul \$vo, \$d0, \$vo # return  $n \times$  fact/ $(n-1)$

jr \$ra

\$zero	0	no
\$v0 - \$v1	2-3	no
\$a0-\$a3	4-7	no
\$t0 - \$t7	8-15	no
\$s0 - \$s7	16-23	yes
\$t8 - \$t9	24-25	no
\$gp	28	yes
\$sp	29	yes
\$fp	30	yes
\$ra	31	yes

What is assembly code language  
 Q. 00a1f8020 hex

op      rs      rt      rd      shamt      funct  
 000000    00101    01111    10000    00000    100000

add \$s0, \$a1, \$t7

## Allocating Space for new data on the Stack

The stack is also used to store variables that are local to the procedure that do not fit in register, such as local arrays or structures.

The segment of the stack containing a procedures saved registers and local variables is called a procedure frame or activation record.

\$fp → some procedures used the frame pointer (\$fp) to point to the first word of the frame of a procedure

32 bit Immediate Operands

lui \$t0, 255

001111	00000	01000	0000000011111111
--------	-------	-------	------------------

contents of register \$t0 after executing  
lui \$t0, 255

0000 0000	1111111	0000 0000 0000 0000
-----------	---------	---------------------

What is MIPS assembly code to load this  
32-bit constant into register \$s0?

0000 0000	0011 1101	0000 1001 0000 0000
-----------	-----------	---------------------

lui \$s0, 61

\$s0. value after this

0000 0000 0011 1101 0000 0000 0000 0000

ori \$s0, \$s0, 2304

✓ 0000 0000 0011 1101 0000 1001 0000 0000

Loop: sll \$t1, \$s3, 2  
add \$t1, \$t1, \$s6  
lw \$t0, 0(\$t1)  
bne \$t0, \$s5, Exit  
addi \$s3, \$s3, 1  
j Loop

Exit:

If we assume we place the starting loop starting at location 80000 in memory, what is the machine code for this loop?

80000	0	0	19	9	4	0	
80004	0	9	22	9	0	32	
80008	35	9	8	100			
80012	5	8	21	2			
80016	8	19	19				
80020	2	00	00	1			
80024							