

clk
packet_size[31:0]
resetn
req[3:0]
priority
priority_queue.sv
top_state_i
RTL_MUX
top_state_reg[1:0]
RTL_REG_SYNC
top_state_i__2
top_state_i__3
top_state_i__0
top_state_i__1
top_state[:]
RTL_REDUCTION_OR
sequence_fifo
fifo
grant_ctrl
start_round_i__0
start_round_i__1
start_round_i
start_round_reg
check
round_done_i
RTL_OR
decoder
grant[3:0]
busy_reg_i__2
busy_reg_i__1
busy_reg_i__0
busy_reg_i__3
busy_reg_i
busy_reg_reg
busy