

TYPE	BANK	B18A Package	B23C Package	M16A Package
Transceiver I/O	1A	-	22	22
HSIO	2A_B	-	-	48
HSIO	2A_T	-	48	48
HSIO	3A_B	-	48	48
SDM shared HSIO	3A_T	48	48	48
HVIO	5A	-	20	20
HVIO	5B	-	20	20
HVIO	6A	20	20	-
HVIO	6B	20	20	-
HVIO	6C	20	20	-
HVIO	6D	20	20	-
HVIO	6E	20	20	-
HVIO	6F	20	20	-
HVIO	6G	20	20	-
HVIO	6H	20	20	-
SDM I/O	SDM	33	33	33

- i. Total LVDS channels per bank supporting SERDES Non-DPA and DPA mode is equivalent to (LVDS I/O per bank)/2, inclusive of clock pair. Please refer to Dedicated Tx/Rx Channel column in the pin-out table for the channel availability.
- ii. Total LVDS channels supporting SERDES Soft-CDR mode is 12 pairs per bank. Please refer to Soft CDR column in the pin out table for the channel availability.

Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B18A	DQS for X4	DQS for X8/X9	DQS for X16/X18
SDM		TDO					AD48			
SDM		TMS					AD49			
SDM		TCK					AA48			
SDM		TDI					AA49			
SDM		OSC_CLK_1					BB44			
SDM		SDM_IO1	AVSTx8_DATA2,AS_DATA1				T48			
SDM		SDM_IO5	AS_nCSO0,MSEL0				AH44			
SDM		SDM_IO3	AVSTx8_DATA3,AS_DATA2				BC52			
SDM		nCONFIG					BG51			
SDM		SDM_IO4	AVSTx8_DATA1,AS_DATA0				P49			
SDM		SDM_IO2	AVSTx8_DATA0,AS_CLK				AU48			
SDM		SDM_IO7	AS_nCSO2,MSEL1				AY49			
SDM		SDM_IO11	AVSTx8_VALID				BG52			
SDM		nSTATUS					AJ48			
SDM		SDM_IO16					BE49			
SDM		SDM_IO0					BJ52			
SDM		SDM_IO13	AVSTx8_DATA5				BD51			
SDM		SDM_IO9	AS_nCSO1,MSEL2				BE48			
SDM		SDM_IO6	AVSTx8_DATA4,AS_DATA3				BC51			
SDM		SDM_IO10	AVSTx8_DATA7				AY48			
SDM		SDM_IO8	AVSTx8_READY,AS_nCSO3				BA52			
SDM		SDM_IO12					P48			
SDM		SDM_IO15	AVSTx8_DATA6,AS_nRST				BA51			
SDM		SDM_IO14	AVSTx8_CLK				AW44			
SDM		RREF_SDM					AC52			
SDM			TEMPDIODE0An				AP44			
SDM			TEMPDIODE0Ap				AT44			
SDM			VREFP_ADC				AK52			
SDM			VREFN_ADC				AK51			
SDM		VSIGP_0					AG51			
SDM		VSIGN_0					AG52			
SDM		VSIGP_1					AN51			
SDM		VSIGN_1					AR52			
3A_T	95	IO	IOB		DIFF_IO_3A_T1n	No	A22	DQ16	DQ8	DQ4
3A_T	94	IO	IOB		DIFF_IO_3A_T1p	No	A19	DQ16	DQ8	DQ4
3A_T	93	IO	IOB		DIFF_IO_3A_T2n	No	B24	DQ16	DQ8	DQ4
3A_T	92	IO	IOB		DIFF_IO_3A_T2p	No	A24	DQ16	DQ8	DQ4
3A_T	91	IO	IOB		DIFF_IO_3A_T3n	No	B26	DQSn16	DQ8	DQ4
3A_T	90	IO	IOB	AVST_READY	DIFF_IO_3A_T3p	No	A26	DQSn16	DQ8	DQ4
3A_T	89	IO	IOB		DIFF_IO_3A_T4n	No	B27	DQSn17	DQSn8/CQn8	DQ4
3A_T	88	IO	IOB		DIFF_IO_3A_T4p	No	A29	DQSn17	DQSn8/CQn8	DQ4
3A_T	87	IO	IOB		DIFF_IO_3A_T5n	Yes	B34	DQ17	DQ8	DQ4
3A_T	86	IO	IOB		DIFF_IO_3A_T5p	Yes	A34	DQ17	DQ8	DQ4
3A_T	85	IO	IOB		DIFF_IO_3A_T6n	No	A31	DQ17	DQ8	DQ4
3A_T	84	IO	IOB		DIFF_IO_3A_T6p	No	B29	DQ17	DQ8	DQ4
3A_T	83	IO	IOB	AVST_DATA10	DIFF_IO_3A_T7n	No	A37	DQ18	DQ9	DQ4
3A_T	82	IO	IOB	AVST_DATA9	DIFF_IO_3A_T7p	No	B37	DQ18	DQ9	DQ4
3A_T	81	IO	IOB	AVST_DATA8	DIFF_IO_3A_T8n	No	A42	DQ18	DQ9	DQ4
3A_T	80	IO	IOB	AVST_VALID	DIFF_IO_3A_T8p	No	B39	DQ18	DQ9	DQ4
3A_T	79	IO	IOB	AVST_DATA7	DIFF_IO_3A_T9n	No	A44	DQSn18	DQ9	DQ4
3A_T	78	IO	IOB	AVST_DATA6	DIFF_IO_3A_T9p	No	B42	DQSn18	DQ9	DQ4
3A_T	77	IO	IOB	AVST_DATA5	DIFF_IO_3A_T10n	No	A45	DQSn19	DQSn9/CQn9	DQSn4/CQn4
3A_T	76	IO	IOB	AVST_DATA4	DIFF_IO_3A_T10p	No	B45	DQSn19	DQSn9/CQn9	DQSn4/CQn4
3A_T	75	IO	IOB	AVST_DATA3	DIFF_IO_3A_T11n	Yes	B51	DQ19	DQ9	DQ4
3A_T	74	IO	IOB	AVST_DATA2	DIFF_IO_3A_T11p	Yes	B50	DQ19	DQ9	DQ4
3A_T	73	IO	IOB	AVST_DATA1	DIFF_IO_3A_T12n	No	A47	DQ19	DQ9	DQ4

Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B18A	DQS for X4	DQS for X8/X9	DQS for X16/X18
3A_T	72	IO	IOB	AVST_DATA0	DIFF_IO_3A_T12p	No	B47	DQ19	DQ9	DQ4
3A_T	71	IO	IOB		DIFF_IO_3A_T13n	No	F32	DQ20	DQ10	DQ5
3A_T	70	IO	IOB		DIFF_IO_3A_T13p	No	D32	DQ20	DQ10	DQ5
3A_T	69	IO	IOB		DIFF_IO_3A_T14n	No	K32	DQ20	DQ10	DQ5
3A_T	68	IO	IOB		DIFF_IO_3A_T14p	No	K35	DQ20	DQ10	DQ5
3A_T	67	IO	IOB		DIFF_IO_3A_T15n	No	H35	DQSn20	DQ10	DQ5
3A_T	66	IO	IOB		DIFF_IO_3A_T15p	No	F35	DQS20	DQ10	DQ5
3A_T	65	IO	IOB,PLL_3A_T_CLKOUT1n		DIFF_IO_3A_T16n	No	F40	DQSn21	DQSn10/CQn10	DQ5
3A_T	64	IO	IOB,PLL_3A_T_CLKOUT1p,PLL_3A_T_CLKOUT1,PLL_3A_T_FB1		DIFF_IO_3A_T16p	No	D40	DQS21	DQS10/CQ10	DQ5
3A_T	63	IO	IOB		DIFF_IO_3A_T17n	Yes	H43	DQ21	DQ10	DQ5
3A_T	62	IO	IOB,RZQ_T_3A		DIFF_IO_3A_T17p	Yes	F43	DQ21	DQ10	DQ5
3A_T	61	IO	IOB,CLK_T_3A_1n		DIFF_IO_3A_T18n	No	K40	DQ21	DQ10	DQ5
3A_T	60	IO	IOB,CLK_T_3A_1p		DIFF_IO_3A_T18p	No	K43	DQ21	DQ10	DQ5
3A_T	59	IO	IOB,CLK_T_3A_0n		DIFF_IO_3A_T19n	No	G51	DQ22	DQ11	DQ5
3A_T	58	IO	IOB,CLK_T_3A_0p		DIFF_IO_3A_T19p	No	G52	DQ22	DQ11	DQ5
3A_T	57	IO	IOB		DIFF_IO_3A_T20n	No	J52	DQ22	DQ11	DQ5
3A_T	56	IO	IOB		DIFF_IO_3A_T20p	No	J51	DQ22	DQ11	DQ5
3A_T	55	IO	IOB,PLL_3A_T_CLKOUT0n		DIFF_IO_3A_T21n	No	M52	DQSn22	DQ11	DQ5
3A_T	54	IO	IOB,PLL_3A_T_CLKOUT0p,PLL_3A_T_CLKOUT0,PLL_3A_T_FB0		DIFF_IO_3A_T21p	No	L51	DQS22	DQ11	DQ5
3A_T	53	IO	IOB	AVST_CLK	DIFF_IO_3A_T22n	No	N52	DQSn23	DQSn11/CQn11	DQSn5/CQn5
3A_T	52	IO	IOB	AVST_DATA15	DIFF_IO_3A_T22p	No	M51	DQS23	DQS11/CQ11	DQS5/CQ5
3A_T	51	IO	IOB	AVST_DATA14	DIFF_IO_3A_T23n	Yes	V52	DQ23	DQ11	DQ5
3A_T	50	IO	IOB	AVST_DATA13	DIFF_IO_3A_T23p	Yes	V51	DQ23	DQ11	DQ5
3A_T	49	IO	IOB	AVST_DATA12	DIFF_IO_3A_T24n	No	R52	DQ23	DQ11	DQ5
3A_T	48	IO	IOB	AVST_DATA11	DIFF_IO_3A_T24p	No	R51	DQ23	DQ11	DQ5
6A		IO	HVIO_6A_1,TXCLK1,Data_Ctrl1				BH32			
6A		IO	HVIO_6A_2,TXCLK2,Data_Ctrl2				BK32			
6A		IO	HVIO_6A_3,TXCLK3,Data_Ctrl3				BH26			
6A		IO	HVIO_6A_4,TXCLK4,Data_Ctrl4				BH27			
6A		IO	HVIO_6A_5,TXCLK5,Data_Ctrl5				BH21			
6A		IO	HVIO_6A_6,TXCLK6,Data_Ctrl6				BK18			
6A		IO	HVIO_6A_7,TXCLK7,Data_Ctrl7				BK26			
6A		IO	HVIO_6A_8,TXCLK8,Data_Ctrl8				BH18			
6A		IO	HVIO_6A_9,PLLREFCLK1,TXCLK9,RXCLK1,Data_Ctrl9				BM34			
6A		IO	HVIO_6A_10,PLLREFCLK2,TXCLK10,RXCLK2,Data_Ctrl10				BN29			
6A		IO	HVIO_6A_11,SOURCE_SYNC_CLK1,TXCLK11,RXCLK3,Data_Ctrl11				BN34			
6A		IO	HVIO_6A_12,SOURCE_SYNC_CLK2,TXCLK12,RXCLK4,Data_Ctrl12				BM29			
6A		IO	HVIO_6A_13,TXCLK13,Data_Ctrl13				BM26			
6A		IO	HVIO_6A_14,TXCLK14,Data_Ctrl14				BM31			
6A		IO	HVIO_6A_15,TXCLK15,Data_Ctrl15				BN27			
6A		IO	HVIO_6A_16,TXCLK16,Data_Ctrl16				BN26			
6A		IO	HVIO_6A_17,TXCLK17,Data_Ctrl17				BM24			
6A		IO	HVIO_6A_18,TXCLK18,Data_Ctrl18				BN24			
6A		IO	HVIO_6A_19,TXCLK19,Data_Ctrl19				BN19			
6A		IO	HVIO_6A_20,TXCLK20,Data_Ctrl20				BM22			
6B		IO	HVIO_6B_1,TXCLK1,Data_Ctrl1				BM37			
6B		IO	HVIO_6B_2,TXCLK2,Data_Ctrl2				BN37			
6B		IO	HVIO_6B_3,TXCLK3,Data_Ctrl3				BN39			
6B		IO	HVIO_6B_4,TXCLK4,Data_Ctrl4				BM44			
6B		IO	HVIO_6B_5,TXCLK5,Data_Ctrl5				BM42			
6B		IO	HVIO_6B_6,TXCLK6,Data_Ctrl6				BN42			
6B		IO	HVIO_6B_7,TXCLK7,Data_Ctrl7				BM45			
6B		IO	HVIO_6B_8,TXCLK8,Data_Ctrl8				BN45			
6B		IO	HVIO_6B_9,PLLREFCLK1,TXCLK9,RXCLK1,Data_Ctrl9				BM47			
6B		IO	HVIO_6B_10,PLLREFCLK2,TXCLK10,RXCLK2,Data_Ctrl10				BN47			
6B		IO	HVIO_6B_11,SOURCE_SYNC_CLK1,TXCLK11,RXCLK3,Data_Ctrl11				BM51			

Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B18A	DQS for X4	DQS for X8/X9	DQS for X16/X18
6B		IO	HVIO_6B_12,SOURCE_SYNC_CLK2,TXCLK12,RXCLK4,Data_Ctrl12				BM50			
6B		IO	HVIO_6B_13,TXCLK13,Data_Ctrl13				BH46			
6B		IO	HVIO_6B_14,TXCLK14,Data_Ctrl14				BK50			
6B		IO	HVIO_6B_15,TXCLK15,Data_Ctrl15				BH50			
6B		IO	HVIO_6B_16,TXCLK16,Data_Ctrl16				BL51			
6B		IO	HVIO_6B_17,TXCLK17,Data_Ctrl17				BK40			
6B		IO	HVIO_6B_18,TXCLK18,Data_Ctrl18				BH35			
6B		IO	HVIO_6B_19,TXCLK19,Data_Ctrl19				BH43			
6B		IO	HVIO_6B_20,TXCLK20,Data_Ctrl20				BH40			
6C		IO	HVIO_6C_1,TXCLK1,Data_Ctrl1				B16			
6C		IO	HVIO_6C_2,TXCLK2,Data_Ctrl2				A14			
6C		IO	HVIO_6C_3,TXCLK3,Data_Ctrl3				B19			
6C		IO	HVIO_6C_4,TXCLK4,Data_Ctrl4				B14			
6C		IO	HVIO_6C_5,TXCLK5,Data_Ctrl5				A11			
6C		IO	HVIO_6C_6,TXCLK6,Data_Ctrl6				A9			
6C		IO	HVIO_6C_7,TXCLK7,Data_Ctrl7				B11			
6C		IO	HVIO_6C_8,TXCLK8,Data_Ctrl8				B8			
6C		IO	HVIO_6C_9,PLLREFCLK1,TXCLK9,RXCLK1,Data_Ctrl9				A8			
6C		IO	HVIO_6C_10,PLLREFCLK2,TXCLK10,RXCLK2,Data_Ctrl10				B3			
6C		IO	HVIO_6C_11,SOURCE_SYNC_CLK1,TXCLK11,RXCLK3,Data_Ctrl11				B5			
6C		IO	HVIO_6C_12,SOURCE_SYNC_CLK2,TXCLK12,RXCLK4,Data_Ctrl12				C2			
6C		IO	HVIO_6C_13,TXCLK13,Data_Ctrl13				K7			
6C		IO	HVIO_6C_14,TXCLK14,Data_Ctrl14				F3			
6C		IO	HVIO_6C_15,TXCLK15,Data_Ctrl15				D3			
6C		IO	HVIO_6C_16,TXCLK16,Data_Ctrl16				U12			
6C		IO	HVIO_6C_17,TXCLK17,Data_Ctrl17				P9			
6C		IO	HVIO_6C_18,TXCLK18,Data_Ctrl18				U9			
6C		IO	HVIO_6C_19,TXCLK19,Data_Ctrl19				W9			
6C		IO	HVIO_6C_20,TXCLK20,Data_Ctrl20				W12			
6D		IO	HVIO_6D_1,TXCLK1,Data_Ctrl1				F7			
6D		IO	HVIO_6D_2,TXCLK2,Data_Ctrl2				H7			
6D		IO	HVIO_6D_3,TXCLK3,Data_Ctrl3				F13			
6D		IO	HVIO_6D_4,TXCLK4,Data_Ctrl4				F10			
6D		IO	HVIO_6D_5,TXCLK5,Data_Ctrl5				H13			
6D		IO	HVIO_6D_6,TXCLK6,Data_Ctrl6				K21			
6D		IO	HVIO_6D_7,TXCLK7,Data_Ctrl7				K13			
6D		IO	HVIO_6D_8,TXCLK8,Data_Ctrl8				K10			
6D		IO	HVIO_6D_9,PLLREFCLK1,TXCLK9,RXCLK1,Data_Ctrl9				D18			
6D		IO	HVIO_6D_10,PLLREFCLK2,TXCLK10,RXCLK2,Data_Ctrl10				D10			
6D		IO	HVIO_6D_11,SOURCE_SYNC_CLK1,TXCLK11,RXCLK3,Data_Ctrl11				F18			
6D		IO	HVIO_6D_12,SOURCE_SYNC_CLK2,TXCLK12,RXCLK4,Data_Ctrl12				F21			
6D		IO	HVIO_6D_13,TXCLK13,Data_Ctrl13				K18			
6D		IO	HVIO_6D_14,TXCLK14,Data_Ctrl14				H21			
6D		IO	HVIO_6D_15,TXCLK15,Data_Ctrl15				F27			
6D		IO	HVIO_6D_16,TXCLK16,Data_Ctrl16				D26			
6D		IO	HVIO_6D_17,TXCLK17,Data_Ctrl17				H27			
6D		IO	HVIO_6D_18,TXCLK18,Data_Ctrl18				F26			
6D		IO	HVIO_6D_19,TXCLK19,Data_Ctrl19				K26			
6D		IO	HVIO_6D_20,TXCLK20,Data_Ctrl20				K27			
6E		IO	HVIO_6E_1,TXCLK1,Data_Ctrl1				BL2			
6E		IO	HVIO_6E_2,TXCLK2,Data_Ctrl2				AP9			
6E		IO	HVIO_6E_3,TXCLK3,Data_Ctrl3				BH13			
6E		IO	HVIO_6E_4,TXCLK4,Data_Ctrl4				AT12			
6E		IO	HVIO_6E_5,TXCLK5,Data_Ctrl5				BK7			
6E		IO	HVIO_6E_6,TXCLK6,Data_Ctrl6				AW12			
6E		IO	HVIO_6E_7,TXCLK7,Data_Ctrl7				BH7			

Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B18A	DQS for X4	DQS for X8/X9	DQS for X16/X18
6E		IO	HVIO_6E_8, TXCLK8, Data_Ctrl8				BB9			
6E		IO	HVIO_6E_9, PLLREFCLK1, TXCLK9, RXCLK1, Data_Ctrl9				AU4			
6E		IO	HVIO_6E_10, PLLREFCLK2, TXCLK10, RXCLK2, Data_Ctrl10				AT9			
6E		IO	HVIO_6E_11, SOURCE_SYNC_CLK1, TXCLK11, RXCLK3, Data_Ctrl11				AU6			
6E		IO	HVIO_6E_12, SOURCE_SYNC_CLK2, TXCLK12, RXCLK4, Data_Ctrl12				AY6			
6E		IO	HVIO_6E_13, TXCLK13, Data_Ctrl13				BH3			
6E		IO	HVIO_6E_14, TXCLK14, Data_Ctrl14				BB12			
6E		IO	HVIO_6E_15, TXCLK15, Data_Ctrl15				BF9			
6E		IO	HVIO_6E_16, TXCLK16, Data_Ctrl16				BF12			
6E		IO	HVIO_6E_17, TXCLK17, Data_Ctrl17				BM3			
6E		IO	HVIO_6E_18, TXCLK18, Data_Ctrl18				BM2			
6E		IO	HVIO_6E_19, TXCLK19, Data_Ctrl19				BK10			
6E		IO	HVIO_6E_20, TXCLK20, Data_Ctrl20				BH10			
6F		IO	HVIO_6F_1, TXCLK1, Data_Ctrl1				BN16			
6F		IO	HVIO_6F_2, TXCLK2, Data_Ctrl2				BM19			
6F		IO	HVIO_6F_3, TXCLK3, Data_Ctrl3				BM14			
6F		IO	HVIO_6F_4, TXCLK4, Data_Ctrl4				BN14			
6F		IO	HVIO_6F_5, TXCLK5, Data_Ctrl5				BN11			
6F		IO	HVIO_6F_6, TXCLK6, Data_Ctrl6				BM11			
6F		IO	HVIO_6F_7, TXCLK7, Data_Ctrl7				BN8			
6F		IO	HVIO_6F_8, TXCLK8, Data_Ctrl8				BM8			
6F		IO	HVIO_6F_9, PLLREFCLK1, TXCLK9, RXCLK1, Data_Ctrl9				BN5			
6F		IO	HVIO_6F_10, PLLREFCLK2, TXCLK10, RXCLK2, Data_Ctrl10				BM9			
6F		IO	HVIO_6F_11, SOURCE_SYNC_CLK1, TXCLK11, RXCLK3, Data_Ctrl11				BJ2			
6F		IO	HVIO_6F_12, SOURCE_SYNC_CLK2, TXCLK12, RXCLK4, Data_Ctrl12				BJ1			
6F		IO	HVIO_6F_13, TXCLK13, Data_Ctrl13				BG1			
6F		IO	HVIO_6F_14, TXCLK14, Data_Ctrl14				BG2			
6F		IO	HVIO_6F_15, TXCLK15, Data_Ctrl15				BC1			
6F		IO	HVIO_6F_16, TXCLK16, Data_Ctrl16				BC2			
6F		IO	HVIO_6F_17, TXCLK17, Data_Ctrl17				BE4			
6F		IO	HVIO_6F_18, TXCLK18, Data_Ctrl18				BA2			
6F		IO	HVIO_6F_19, TXCLK19, Data_Ctrl19				BD1			
6F		IO	HVIO_6F_20, TXCLK20, Data_Ctrl20				BE6			
6G		IO	HVIO_6G_1, TXCLK1, Data_Ctrl1				AA6			
6G		IO	HVIO_6G_2, TXCLK2, Data_Ctrl2				AE12			
6G		IO	HVIO_6G_3, TXCLK3, Data_Ctrl3				AA4			
6G		IO	HVIO_6G_4, TXCLK4, Data_Ctrl4				AB9			
6G		IO	HVIO_6G_5, TXCLK5, Data_Ctrl5				AH12			
6G		IO	HVIO_6G_6, TXCLK6, Data_Ctrl6				P6			
6G		IO	HVIO_6G_7, TXCLK7, Data_Ctrl7				AD6			
6G		IO	HVIO_6G_8, TXCLK8, Data_Ctrl8				P4			
6G		IO	HVIO_6G_9, PLLREFCLK1, TXCLK9, RXCLK1, Data_Ctrl9				AH9			
6G		IO	HVIO_6G_10, PLLREFCLK2, TXCLK10, RXCLK2, Data_Ctrl10				AK2			
6G		IO	HVIO_6G_11, SOURCE_SYNC_CLK1, TXCLK11, RXCLK3, Data_Ctrl11				AL12			
6G		IO	HVIO_6G_12, SOURCE_SYNC_CLK2, TXCLK12, RXCLK4, Data_Ctrl12				AK1			
6G		IO	HVIO_6G_13, TXCLK13, Data_Ctrl13				AR1			
6G		IO	HVIO_6G_14, TXCLK14, Data_Ctrl14				AJ4			
6G		IO	HVIO_6G_15, TXCLK15, Data_Ctrl15				AJ6			
6G		IO	HVIO_6G_16, TXCLK16, Data_Ctrl16				AR2			
6G		IO	HVIO_6G_17, TXCLK17, Data_Ctrl17				AV1			
6G		IO	HVIO_6G_18, TXCLK18, Data_Ctrl18				AN1			
6G		IO	HVIO_6G_19, TXCLK19, Data_Ctrl19				AV2			
6G		IO	HVIO_6G_20, TXCLK20, Data_Ctrl20				AL9			
6H		IO	HVIO_6H_1, TXCLK1, Data_Ctrl1				AG2			
6H		IO	HVIO_6H_2, TXCLK2, Data_Ctrl2				AM6			
6H		IO	HVIO_6H_3, TXCLK3, Data_Ctrl3				AF1			

Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B18A	DQS for X4	DQS for X8/X9	DQS for X16/X18
6H		IO	HVIO_6H_4, TXCLK4, Data_Ctrl4				AF2			
6H		IO	HVIO_6H_5, TXCLK5, Data_Ctrl5				AC2			
6H		IO	HVIO_6H_6, TXCLK6, Data_Ctrl6				AC1			
6H		IO	HVIO_6H_7, TXCLK7, Data_Ctrl7				V2			
6H		IO	HVIO_6H_8, TXCLK8, Data_Ctrl8				V1			
6H		IO	HVIO_6H_9, PLLREFCLK1, TXCLK9, RXCLK1, Data_Ctrl9				R2			
6H		IO	HVIO_6H_10, PLLREFCLK2, TXCLK10, RXCLK2, Data_Ctrl10				Y1			
6H		IO	HVIO_6H_11, SOURCE_SYNC_CLK1, TXCLK11, RXCLK3, Data_Ctrl11				N1			
6H		IO	HVIO_6H_12, SOURCE_SYNC_CLK2, TXCLK12, RXCLK4, Data_Ctrl12				N2			
6H		IO	HVIO_6H_13, TXCLK13, Data_Ctrl13				M2			
6H		IO	HVIO_6H_14, TXCLK14, Data_Ctrl14				M1			
6H		IO	HVIO_6H_15, TXCLK15, Data_Ctrl15				T6			
6H		IO	HVIO_6H_16, TXCLK16, Data_Ctrl16				L1			
6H		IO	HVIO_6H_17, TXCLK17, Data_Ctrl17				J2			
6H		IO	HVIO_6H_18, TXCLK18, Data_Ctrl18				J1			
6H		IO	HVIO_6H_19, TXCLK19, Data_Ctrl19				E2			
6H		IO	HVIO_6H_20, TXCLK20, Data_Ctrl20				K3			
		GND					AR51			
		GND					AC51			
		GND					AF52			
		GND					BB36			
		GND					U38			
		GND					P38			
		GND					U36			
		GND					W44			
		GND					P41			
		GND					AW25			
		GND					Y52			
		GND					Y2			
		GND					W38			
		GND					W30			
		GND					W17			
		GND					U41			
		GND					U28			
		GND					U15			
		GND					T49			
		GND					T4			
		GND					R1			
		GND					P36			
		GND					P23			
		GND					P12			
		GND					N51			
		GND					L52			
		GND					L2			
		GND					H46			
		GND					H40			
		GND					H32			
		GND					H3			
		GND					H26			
		GND					H18			
		GND					H10			
		GND					E1			
		GND					D7			
		GND					D50			
		GND					D43			
		GND					D35			

Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B18A	DQS for X4	DQS for X8/X9	DQS for X16/X18
		GND					D27			
		GND					D21			
		GND					D13			
		GND					C52			
		GND					C1			
		GND					BN9			
		GND					BN51			
		GND					BN50			
		GND					BN44			
		GND					BN31			
		GND					BN3			
		GND					BN22			
		GND					BN2			
		GND					BM52			
		GND					BM5			
		GND					BM39			
		GND					BM27			
		GND					BM16			
		GND					BM1			
		GND					BL52			
		GND					BL1			
		GND					BK46			
		GND					BK43			
		GND					BK35			
		GND					BK3			
		GND					BK27			
		GND					BK21			
		GND					BK13			
		GND					BJ51			
		GND					BF44			
		GND					BF30			
		GND					BF20			
		GND					BD52			
		GND					BD2			
		GND					BB41			
		GND					BB33			
		GND					BB25			
		GND					BB17			
		GND					BA1			
		GND					B9			
		GND					B52			
		GND					B44			
		GND					B31			
		GND					B22			
		GND					B2			
		GND					AY4			
		GND					AW9			
		GND					AW36			
		GND					AW28			
		GND					AW20			
		GND					AV51			
		GND					AU49			
		GND					AT38			
		GND					AT30			
		GND					AT15			
		GND					AP41			

Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B18A	DQS for X4	DQS for X8/X9	DQS for X16/X18
		GND					AP33			
		GND					AP25			
		GND					AP17			
		GND					AP12			
		GND					AN52			
		GND					AN2			
		GND					AM4			
		GND					AL44			
		GND					AL36			
		GND					AL28			
		GND					AL20			
		GND					AJ49			
		GND					AH41			
		GND					AH30			
		GND					AH23			
		GND					AH15			
		GND					AG1			
		GND					AF51			
		GND					AE9			
		GND					AE33			
		GND					AE25			
		GND					AE17			
		GND					AD4			
		GND					AB41			
		GND					AB36			
		GND					AB28			
		GND					AB20			
		GND					AB12			
		GND					A51			
		GND					A50			
		GND					A5			
		GND					A39			
		GND					A3			
		GND					A27			
		GND					A16			
		GNDSENSE					AL33			
		VCC					AP23			
		VCC					AL30			
		VCC					AL25			
		VCC					AL23			
		VCC					AH36			
		VCC					AH28			
		VCC					AH25			
		VCC					AE36			
		VCC					AE30			
		VCC					AE28			
		VCC					AE23			
		VCC					AB33			
		VCC					AB30			
		VCC					AB25			
		VCCPT					AP30			
		VCCPT					AP28			
		VCCPT					W25			
		VCCPT					W23			
		VCCPT_HVIO					AW41			
		VCCPT_HVIO					AT41			

Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B18A	DQS for X4	DQS for X8/X9	DQS for X16/X18
		VCCPT_HVIO					BB20			
		VCCPT_HVIO					AW17			
		VCCPT_HVIO					AT20			
		VCCPT_HVIO					AP20			
		VCCPT_HVIO					AH20			
		VCCPT_HVIO					AE20			
		VCCPT_HVIO					W20			
		VCCPT_HVIO					U20			
		DNU					AV52			
		DNU					Y51			
		DNU					AM49			
		DNU					AM48			
		DNU					BF28			
		DNU					D46			
		DNU					F46			
		DNU					F50			
		DNU					H50			
		DNU					K50			
		DNU					K46			
		DNU					C51			
		DNU					P33			
		DNU					BF38			
		DNU					BB23			
		DNU					P30			
		DNU					AT23			
		DNU					AB23			
		DNU					BF33			
		DNU					BF25			
		DNU					U23			
		DNU					BF36			
		DNU					BF23			
		DNU					P20			
		VCCIO_HVIO_6A					BF17			
		VCCIO_HVIO_6A					BF15			
		VCCIO_HVIO_6B					BB15			
		VCCIO_HVIO_6B					AW15			
		VCCIO_HVIO_6C					W15			
		VCCIO_HVIO_6C					U17			
		VCCIO_HVIO_6D					P17			
		VCCIO_HVIO_6D					P15			
		VCCIO_HVIO_6E					AT17			
		VCCIO_HVIO_6E					AP15			
		VCCIO_HVIO_6F					AL17			
		VCCIO_HVIO_6F					AL15			
		VCCIO_HVIO_6G					AH17			
		VCCIO_HVIO_6G					AE15			
		VCCIO_HVIO_6H					AB17			
		VCCIO_HVIO_6H					AB15			
		VCCIO_PIO_3A_T					U25			
		VCCIO_PIO_3A_T					P25			
		VCCIO_PIO_3A_T					U30			
		VCCIO_PIO_3A_T					P28			
		VCCIO_PIO_SDM					AP38			
		VCCIO_SDM					BB28			
		NC					W41			
		NC					U44			



Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B18A	DQS for X4	DQS for X8/X9	DQS for X16/X18
		NC					U33			
		NC					P44			
		NC					AE44			
		NC					AE41			
		NC					AB44			
		VCCRCORE					AE38			
		VCCRCORE					AB38			
		VCCADC					AT36			
		VCCFUSEWR_SDM					AP36			
		VCCH_SDM					AW38			
		VCCLSENSE					AH33			
		VCCL_ADC_SDM					AL38			
		VCCL_SDM					AW33			
		VCCL_SDM					AW30			
		VCCL_SDM					AT33			
		VCCL_SDM					AT28			
		VCCP					AW23			
		VCCP					AT25			
		VCCP					W36			
		VCCP					W33			
		VCCP					W28			
		VCCPLLDIG_SDM					BB30			
		VCCPLL_SDM					BB38			
		VCC_HSSI_L1					AL41			
		VCC_HSSI_L1					AH38			
		VCC_IO_SDM					BF41			

Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B23C	DQS for X4	DQS for X8/X9	DQS for X16/X18
SDM		TD0					BD36			
SDM		TMS					BE36			
SDM		TCK					BG38			
SDM		TDI					BG36			
SDM		OSC_CLK_1					BD38			
SDM		SDM_IO1	AVSTx8_DATA2,AS_DATA1				BH38			
SDM		SDM_IO5	AS_nCS00,MSEL0				BG41			
SDM		SDM_IO3	AVSTx8_DATA3,AS_DATA2				BH36			
SDM		nCONFIG					BE32			
SDM		SDM_IO4	AVSTx8_DATA1,AS_DATA0				BE41			
SDM		SDM_IO2	AVSTx8_DATA0,AS_CLK				BH43			
SDM		SDM_IO7	AS_nCS02,MSEL1				BM41			
SDM		SDM_IO11	AVSTx8_VALID				BD34			
SDM		nSTATUS					BH32			
SDM		SDM_IO16					BD30			
SDM		SDM_IO0					BE30			
SDM		SDM_IO13	AVSTx8_DATA5				BH34			
SDM		SDM_IO9	AS_nCS01,MSEL2				BD41			
SDM		SDM_IO6	AVSTx8_DATA4,AS_DATA3				BK43			
SDM		SDM_IO10	AVSTx8_DATA7				BG34			
SDM		SDM_IO8	AVSTx8_READY,AS_nCS03				BH41			
SDM		SDM_IO12					BG32			
SDM		SDM_IO15	AVSTx8_DATA6,AS_nRST				BM32			
SDM		SDM_IO14	AVSTx8_CLK				BD32			
SDM		RREF_SDM					BM36			
SDM			TEMPDIODE0An				BR32			
SDM			TEMPDIODE0Ap				BP32			
SDM			VREFP_ADC				BP36			
SDM			VREFN_ADC				BR36			
SDM		VSIGP_0					BR38			
SDM		VSIGN_0					BP38			
SDM		VSIGP_1					BR34			
SDM		VSIGN_1					BP34			
2A_T	95	IO	IOB		DIFF_IO_2A_T1n	No	BM15	DQ0	DQ0	DQ0
2A_T	94	IO	IOB		DIFF_IO_2A_T1p	No	BN15	DQ0	DQ0	DQ0
2A_T	93	IO	IOB		DIFF_IO_2A_T2n	No	BP15	DQ0	DQ0	DQ0
2A_T	92	IO	IOB		DIFF_IO_2A_T2p	No	BR15	DQ0	DQ0	DQ0
2A_T	91	IO	IOB		DIFF_IO_2A_T3n	No	BP18	DQS0	DQ0	DQ0
2A_T	90	IO	IOB		DIFF_IO_2A_T3p	No	BR18	DQS0	DQ0	DQ0
2A_T	89	IO	IOB		DIFF_IO_2A_T4n	No	BM20	DQS0	DQS0/CQ0	DQ0
2A_T	88	IO	IOB		DIFF_IO_2A_T4p	No	BN20	DQS1	DQS0/CQ0	DQ0
2A_T	87	IO	IOB		DIFF_IO_2A_T5n	Yes	BP20	DQ1	DQ0	DQ0
2A_T	86	IO	IOB		DIFF_IO_2A_T5p	Yes	BR20	DQ1	DQ0	DQ0
2A_T	85	IO	IOB		DIFF_IO_2A_T6n	No	BP22	DQ1	DQ0	DQ0
2A_T	84	IO	IOB		DIFF_IO_2A_T6p	No	BR22	DQ1	DQ0	DQ0
2A_T	83	IO	IOB		DIFF_IO_2A_T7n	No	BH20	DQ2	DQ1	DQ0
2A_T	82	IO	IOB		DIFF_IO_2A_T7p	No	BG20	DQ2	DQ1	DQ0
2A_T	81	IO	IOB		DIFF_IO_2A_T8n	No	BM22	DQ2	DQ1	DQ0
2A_T	80	IO	IOB		DIFF_IO_2A_T8p	No	BK22	DQ2	DQ1	DQ0
2A_T	79	IO	IOB		DIFF_IO_2A_T9n	No	BH24	DQS0	DQ1	DQ0
2A_T	78	IO	IOB		DIFF_IO_2A_T9p	No	BG24	DQS2	DQ1	DQ0
2A_T	77	IO	IOB		DIFF_IO_2A_T10n	No	BM26	DQS0	DQS0/CQ0	DQ0
2A_T	76	IO	IOB		DIFF_IO_2A_T10p	No	BK26	DQS3	DQS1/CQ1	DQS0/CQ0
2A_T	75	IO	IOB		DIFF_IO_2A_T11n	Yes	BH28	DQ3	DQ1	DQ0
2A_T	74	IO	IOB		DIFF_IO_2A_T11p	Yes	BG28	DQ3	DQ1	DQ0
2A_T	73	IO	IOB		DIFF_IO_2A_T12n	No	BM30	DQ3	DQ1	DQ0
2A_T	72	IO	IOB		DIFF_IO_2A_T12p	No	BK30	DQ3	DQ1	DQ0
2A_T	71	IO	IOB		DIFF_IO_2A_T13n	No	BH18	DQ4	DQ2	DQ1
2A_T	70	IO	IOB		DIFF_IO_2A_T13p	No	BG18	DQ4	DQ2	DQ1

Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B23C	DQS for X4	DQS for X8/X9	DQS for X16/X18
2A_T	69	IO	IOB		DIFF_IO_2A_T14n	No	BD20	DQ4	DQ2	DQ1
2A_T	68	IO	IOB		DIFF_IO_2A_T14p	No	BD18	DQ4	DQ2	DQ1
2A_T	67	IO	IOB		DIFF_IO_2A_T15n	No	BG22	DQSn4	DQ2	DQ1
2A_T	66	IO	IOB		DIFF_IO_2A_T15p	No	BE20	DQS4	DQ2	DQ1
2A_T	65	IO	IOB,PLL_2A_T_CLKOUT1n		DIFF_IO_2A_T16n	No	BE24	DQSn5	DQSn2/CQn2	DQ1
2A_T	64	IO	IOB,PLL_2A_T_CLKOUT1p,PLL_2A_T_CLKOUT1,PLL_2A_T_FB1		DIFF_IO_2A_T16p	No	BE22	DQS5	DQS2/CQ2	DQ1
2A_T	63	IO	IOB		DIFF_IO_2A_T17n	Yes	BD26	DQ5	DQ2	DQ1
2A_T	62	IO	IOB,RZQ_T_2A		DIFF_IO_2A_T17p	Yes	BD24	DQ5	DQ2	DQ1
2A_T	61	IO	IOB,CLK_T_2A_1n		DIFF_IO_2A_T18n	No	BG26	DQ5	DQ2	DQ1
2A_T	60	IO	IOB,CLK_T_2A_1p		DIFF_IO_2A_T18p	No	BH26	DQ5	DQ2	DQ1
2A_T	59	IO	IOB,CLK_T_2A_0n		DIFF_IO_2A_T19n	No	BM24	DQ6	DQ3	DQ1
2A_T	58	IO	IOB,CLK_T_2A_0p		DIFF_IO_2A_T19p	No	BN24	DQ6	DQ3	DQ1
2A_T	57	IO	IOB		DIFF_IO_2A_T20n	No	BP24	DQ6	DQ3	DQ1
2A_T	56	IO	IOB		DIFF_IO_2A_T20p	No	BR24	DQ6	DQ3	DQ1
2A_T	55	IO	IOB,PLL_2A_T_CLKOUT0n		DIFF_IO_2A_T21n	No	BP26	DQSn6	DQ3	DQ1
2A_T	54	IO	IOB,PLL_2A_T_CLKOUT0p,PLL_2A_T_CLKOUT0,PLL_2A_T_FB0		DIFF_IO_2A_T21p	No	BR26	DQS6	DQ3	DQ1
2A_T	53	IO	IOB		DIFF_IO_2A_T22n	No	BM28	DQSn7	DQSn3/CQn3	DQSn1/CQn1
2A_T	52	IO	IOB		DIFF_IO_2A_T22p	No	BN28	DQS7	DQS3/CQ3	DQS1/CQ1
2A_T	51	IO	IOB		DIFF_IO_2A_T23n	Yes	BP28	DQ7	DQ3	DQ1
2A_T	50	IO	IOB		DIFF_IO_2A_T23p	Yes	BR28	DQ7	DQ3	DQ1
2A_T	49	IO	IOB		DIFF_IO_2A_T24n	No	BP30	DQ7	DQ3	DQ1
2A_T	48	IO	IOB		DIFF_IO_2A_T24p	No	BR30	DQ7	DQ3	DQ1
3A_T	95	IO	IOB		DIFF_IO_3A_T1n	No	B3	DQ16	DQ8	DQ4
3A_T	94	IO	IOB		DIFF_IO_3A_T1p	No	B5	DQ16	DQ8	DQ4
3A_T	93	IO	IOB		DIFF_IO_3A_T2n	No	B7	DQ16	DQ8	DQ4
3A_T	92	IO	IOB		DIFF_IO_3A_T2p	No	A7	DQ16	DQ8	DQ4
3A_T	91	IO	IOB		DIFF_IO_3A_T3n	No	B10	DQSn16	DQ8	DQ4
3A_T	90	IO	IOB	AVST_READY	DIFF_IO_3A_T3p	No	A10	DQS16	DQ8	DQ4
3A_T	89	IO	IOB		DIFF_IO_3A_T4n	No	D13	DQSn17	DQSn8/CQn8	DQ4
3A_T	88	IO	IOB		DIFF_IO_3A_T4p	No	C13	DQS17	DQS8/CQ8	DQ4
3A_T	87	IO	IOB		DIFF_IO_3A_T5n	Yes	B13	DQ17	DQ8	DQ4
3A_T	86	IO	IOB		DIFF_IO_3A_T5p	Yes	A13	DQ17	DQ8	DQ4
3A_T	85	IO	IOB		DIFF_IO_3A_T6n	No	B15	DQ17	DQ8	DQ4
3A_T	84	IO	IOB		DIFF_IO_3A_T6p	No	A15	DQ17	DQ8	DQ4
3A_T	83	IO	IOB	AVST_DATA10	DIFF_IO_3A_T7n	No	D18	DQ18	DQ9	DQ4
3A_T	82	IO	IOB	AVST_DATA9	DIFF_IO_3A_T7p	No	C18	DQ18	DQ9	DQ4
3A_T	81	IO	IOB	AVST_DATA8	DIFF_IO_3A_T8n	No	B18	DQ18	DQ9	DQ4
3A_T	80	IO	IOB	AVST_VALID	DIFF_IO_3A_T8p	No	A18	DQ18	DQ9	DQ4
3A_T	79	IO	IOB	AVST_DATA7	DIFF_IO_3A_T9n	No	B20	DQSn18	DQ9	DQ4
3A_T	78	IO	IOB	AVST_DATA6	DIFF_IO_3A_T9p	No	A20	DQS18	DQ9	DQ4
3A_T	77	IO	IOB	AVST_DATA5	DIFF_IO_3A_T10n	No	D22	DQSn19	DQSn9/CQn9	DQSn4/CQn4
3A_T	76	IO	IOB	AVST_DATA4	DIFF_IO_3A_T10p	No	C22	DQS19	DQS9/CQ9	DQS4/CQ4
3A_T	75	IO	IOB	AVST_DATA3	DIFF_IO_3A_T11n	Yes	B22	DQ19	DQ9	DQ4
3A_T	74	IO	IOB	AVST_DATA2	DIFF_IO_3A_T11p	Yes	A22	DQ19	DQ9	DQ4
3A_T	73	IO	IOB	AVST_DATA1	DIFF_IO_3A_T12n	No	B24	DQ19	DQ9	DQ4
3A_T	72	IO	IOB	AVST_DATA0	DIFF_IO_3A_T12p	No	A24	DQ19	DQ9	DQ4
3A_T	71	IO	IOB		DIFF_IO_3A_T13n	No	H18	DQ20	DQ10	DQ5
3A_T	70	IO	IOB		DIFF_IO_3A_T13p	No	J18	DQ20	DQ10	DQ5
3A_T	69	IO	IOB		DIFF_IO_3A_T14n	No	D20	DQ20	DQ10	DQ5
3A_T	68	IO	IOB		DIFF_IO_3A_T14p	No	F20	DQ20	DQ10	DQ5
3A_T	67	IO	IOB		DIFF_IO_3A_T15n	No	H22	DQSn20	DQ10	DQ5
3A_T	66	IO	IOB		DIFF_IO_3A_T15p	No	J22	DQS20	DQ10	DQ5
3A_T	65	IO	IOB,PLL_3A_T_CLKOUT1n		DIFF_IO_3A_T16n	No	D24	DQSn21	DQSn10/CQn10	DQ5
3A_T	64	IO	IOB,PLL_3A_T_CLKOUT1p,PLL_3A_T_CLKOUT1,PLL_3A_T_FB1		DIFF_IO_3A_T16p	No	F24	DQS21	DQS10/CQ10	DQ5
3A_T	63	IO	IOB		DIFF_IO_3A_T17n	Yes	H26	DQ21	DQ10	DQ5
3A_T	62	IO	IOB,RZQ_T_3A		DIFF_IO_3A_T17p	Yes	J26	DQ21	DQ10	DQ5
3A_T	61	IO	IOB,CLK_T_3A_1n		DIFF_IO_3A_T18n	No	D28	DQ21	DQ10	DQ5
3A_T	60	IO	IOB,CLK_T_3A_1p		DIFF_IO_3A_T18p	No	F28	DQ21	DQ10	DQ5
3A_T	59	IO	IOB,CLK_T_3A_0n		DIFF_IO_3A_T19n	No	L18	DQ22	DQ11	DQ5

Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B23C	DQS for X4	DQS for X8/X9	DQS for X16/X18
3A_T	58	IO	IOB,CLK_T_3A_0p		DIFF_IO_3A_T19p	No	M18	DQ22	DQ11	DQ5
3A_T	57	IO	IOB		DIFF_IO_3A_T20n	No	J20	DQ22	DQ11	DQ5
3A_T	56	IO	IOB		DIFF_IO_3A_T20p	No	L20	DQ22	DQ11	DQ5
3A_T	55	IO	IOB,PLL_3A_T_CLKOUT0n		DIFF_IO_3A_T21n	No	L22	DQS22	DQ11	DQ5
3A_T	54	IO	IOB,PLL_3A_T_CLKOUT0p,PLL_3A_T_CLKOUT0,PLL_3A_T_FB0		DIFF_IO_3A_T21p	No	M22	DQS22	DQ11	DQ5
3A_T	53	IO	IOB	AVST_CLK	DIFF_IO_3A_T22n	No	J24	DQSn23	DQSn11/CQn11	DQSn5/CQn5
3A_T	52	IO	IOB	AVST_DATA15	DIFF_IO_3A_T22p	No	L24	DQS23	DQS11/CQ11	DQS5/CQ5
3A_T	51	IO	IOB	AVST_DATA14	DIFF_IO_3A_T23n	Yes	L26	DQ23	DQ11	DQ5
3A_T	50	IO	IOB	AVST_DATA13	DIFF_IO_3A_T23p	Yes	M26	DQ23	DQ11	DQ5
3A_T	49	IO	IOB	AVST_DATA12	DIFF_IO_3A_T24n	No	J28	DQ23	DQ11	DQ5
3A_T	48	IO	IOB	AVST_DATA11	DIFF_IO_3A_T24p	No	L28	DQ23	DQ11	DQ5
3A_B	47	IO	IOB		DIFF_IO_3A_B1n	No	D26	DQ24	DQ12	DQ6
3A_B	46	IO	IOB		DIFF_IO_3A_B1p	No	C26	DQ24	DQ12	DQ6
3A_B	45	IO	IOB		DIFF_IO_3A_B2n	No	B26	DQ24	DQ12	DQ6
3A_B	44	IO	IOB		DIFF_IO_3A_B2p	No	A26	DQ24	DQ12	DQ6
3A_B	43	IO	IOB		DIFF_IO_3A_B3n	No	B28	DQSn24	DQ12	DQ6
3A_B	42	IO	IOB		DIFF_IO_3A_B3p	No	A28	DQS24	DQ12	DQ6
3A_B	41	IO	IOB,PLL_3A_B_CLKOUT1n		DIFF_IO_3A_B4n	No	D30	DQSn25	DQSn12/CQn12	DQ6
3A_B	40	IO	IOB,PLL_3A_B_CLKOUT1p,PLL_3A_B_CLKOUT1,PLL_3A_B_FB1		DIFF_IO_3A_B4p	No	C30	DQS25	DQS12/CQ12	DQ6
3A_B	39	IO	IOB		DIFF_IO_3A_B5n	Yes	B30	DQ25	DQ12	DQ6
3A_B	38	IO	IOB,RZQ_B_3A		DIFF_IO_3A_B5p	Yes	A30	DQ25	DQ12	DQ6
3A_B	37	IO	IOB,CLK_B_3A_1n		DIFF_IO_3A_B6n	Yes	B32	DQ25	DQ12	DQ6
3A_B	36	IO	IOB,CLK_B_3A_1p		DIFF_IO_3A_B6p	Yes	A32	DQ25	DQ12	DQ6
3A_B	35	IO	IOB,CLK_B_3A_0n		DIFF_IO_3A_B7n	No	D34	DQ26	DQ13	DQ6
3A_B	34	IO	IOB,CLK_B_3A_0p		DIFF_IO_3A_B7p	No	C34	DQ26	DQ13	DQ6
3A_B	33	IO	IOB		DIFF_IO_3A_B8n	No	B34	DQ26	DQ13	DQ6
3A_B	32	IO	IOB		DIFF_IO_3A_B8p	No	A34	DQ26	DQ13	DQ6
3A_B	31	IO	IOB,PLL_3A_B_CLKOUT0n		DIFF_IO_3A_B9n	No	B36	DQSn26	DQ13	DQ6
3A_B	30	IO	IOB,PLL_3A_B_CLKOUT0p,PLL_3A_B_CLKOUT0,PLL_3A_B_FB0		DIFF_IO_3A_B9p	No	A36	DQS26	DQ13	DQ6
3A_B	29	IO	IOB		DIFF_IO_3A_B10n	No	D38	DQSn27	DQSn13/CQn13	DQSn6/CQn6
3A_B	28	IO	IOB		DIFF_IO_3A_B10p	No	C38	DQS27	DQS13/CQ13	DQS6/CQ6
3A_B	27	IO	IOB		DIFF_IO_3A_B11n	Yes	B38	DQ27	DQ13	DQ6
3A_B	26	IO	IOB		DIFF_IO_3A_B11p	Yes	A38	DQ27	DQ13	DQ6
3A_B	25	IO	IOB		DIFF_IO_3A_B12n	Yes	B41	DQ27	DQ13	DQ6
3A_B	24	IO	IOB		DIFF_IO_3A_B12p	Yes	A41	DQ27	DQ13	DQ6
3A_B	23	IO	IOB		DIFF_IO_3A_B13n	No	H30	DQ28	DQ14	DQ7
3A_B	22	IO	IOB		DIFF_IO_3A_B13p	No	J30	DQ28	DQ14	DQ7
3A_B	21	IO	IOB		DIFF_IO_3A_B14n	No	D32	DQ28	DQ14	DQ7
3A_B	20	IO	IOB		DIFF_IO_3A_B14p	No	F32	DQ28	DQ14	DQ7
3A_B	19	IO	IOB		DIFF_IO_3A_B15n	No	H34	DQSn28	DQ14	DQ7
3A_B	18	IO	IOB		DIFF_IO_3A_B15p	No	J34	DQS28	DQ14	DQ7
3A_B	17	IO	IOB		DIFF_IO_3A_B16n	No	D36	DQSn29	DQSn14/CQn14	DQ7
3A_B	16	IO	IOB		DIFF_IO_3A_B16p	No	F36	DQS29	DQS14/CQ14	DQ7
3A_B	15	IO	IOB		DIFF_IO_3A_B17n	Yes	H38	DQ29	DQ14	DQ7
3A_B	14	IO	IOB		DIFF_IO_3A_B17p	Yes	J38	DQ29	DQ14	DQ7
3A_B	13	IO	IOB		DIFF_IO_3A_B18n	Yes	D41	DQ29	DQ14	DQ7
3A_B	12	IO	IOB		DIFF_IO_3A_B18p	Yes	F41	DQ29	DQ14	DQ7
3A_B	11	IO	IOB		DIFF_IO_3A_B19n	No	L30	DQ30	DQ15	DQ7
3A_B	10	IO	IOB		DIFF_IO_3A_B19p	No	M30	DQ30	DQ15	DQ7
3A_B	9	IO	IOB		DIFF_IO_3A_B20n	No	J32	DQ30	DQ15	DQ7
3A_B	8	IO	IOB		DIFF_IO_3A_B20p	No	L32	DQ30	DQ15	DQ7
3A_B	7	IO	IOB		DIFF_IO_3A_B21n	No	L34	DQSn30	DQ15	DQ7
3A_B	6	IO	IOB		DIFF_IO_3A_B21p	No	M34	DQS30	DQ15	DQ7
3A_B	5	IO	IOB		DIFF_IO_3A_B22n	No	J36	DQSn31	DQSn15/CQn15	DQSn7/CQn7
3A_B	4	IO	IOB		DIFF_IO_3A_B22p	No	L36	DQS31	DQS15/CQ15	DQS7/CQ7
3A_B	3	IO	IOB		DIFF_IO_3A_B23n	Yes	L38	DQ31	DQ15	DQ7
3A_B	2	IO	IOB		DIFF_IO_3A_B23p	Yes	M38	DQ31	DQ15	DQ7
3A_B	1	IO	IOB		DIFF_IO_3A_B24n	Yes	L41	DQ31	DQ15	DQ7
3A_B	0	IO	IOB		DIFF_IO_3A_B24p	Yes	M41	DQ31	DQ15	DQ7

Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B23C	DQS for X4	DQS for X8/X9	DQS for X16/X18
5A		IO	HVIO_5A_1, TXCLK1, Data_Ctrl1				BC54			
5A		IO	HVIO_5A_2, TXCLK2, Data_Ctrl2				BC55			
5A		IO	HVIO_5A_3, TXCLK3, Data_Ctrl3				BC53			
5A		IO	HVIO_5A_4, TXCLK4, Data_Ctrl4				BF54			
5A		IO	HVIO_5A_5, PIN_PERST_N_CVP_L1A_0, TXCLK5, Data_Ctrl5				BJ54			
5A		IO	HVIO_5A_6, TXCLK6, Data_Ctrl6				BF55			
5A		IO	HVIO_5A_7, TXCLK7, Data_Ctrl7				BL55			
5A		IO	HVIO_5A_8, TXCLK8, Data_Ctrl8				BJ55			
5A		IO	HVIO_5A_9, PLLREFCLK1, TXCLK9, RXCLK1, Data_Ctrl9				BN54			
5A		IO	HVIO_5A_10, PLLREFCLK2, TXCLK10, RXCLK2, Data_Ctrl10				BL54			
5A		IO	HVIO_5A_11, SOURCE_SYNC_CLK1, TXCLK11, RXCLK3, Data_Ctrl11				BP53			
5A		IO	HVIO_5A_12, SOURCE_SYNC_CLK2, TXCLK12, RXCLK4, Data_Ctrl12				BP51			
5A		IO	HVIO_5A_13, TXCLK13, Data_Ctrl13				BR49			
5A		IO	HVIO_5A_14, TXCLK14, Data_Ctrl14				BR51			
5A		IO	HVIO_5A_15, TXCLK15, Data_Ctrl15				BR46			
5A		IO	HVIO_5A_16, TXCLK16, Data_Ctrl16				BP49			
5A		IO	HVIO_5A_17, TXCLK17, Data_Ctrl17				BP46			
5A		IO	HVIO_5A_18, TXCLK18, Data_Ctrl18				BN46			
5A		IO	HVIO_5A_19, TXCLK19, Data_Ctrl19				BP43			
5A		IO	HVIO_5A_20, TXCLK20, Data_Ctrl20				BR43			
5B		IO	HVIO_5B_1, SYSPLLREFCLK_L1A_0, TXCLK1, Data_Ctrl1				BM46			
5B		IO	HVIO_5B_2, SYSPLLREFCLK_L1A_1, TXCLK2, Data_Ctrl2				BH46			
5B		IO	HVIO_5B_3, TXCLK3, Data_Ctrl3				BM43			
5B		IO	HVIO_5B_4, TXCLK4, Data_Ctrl4				BM49			
5B		IO	HVIO_5B_5, PIN_PERST_N_CVP_L1A_1, TXCLK5, Data_Ctrl5				BF48			
5B		IO	HVIO_5B_6, TXCLK6, Data_Ctrl6				BJ52			
5B		IO	HVIO_5B_7, TXCLK7, Data_Ctrl7				BF50			
5B		IO	HVIO_5B_8, TXCLK8, Data_Ctrl8				BF52			
5B		IO	HVIO_5B_9, PLLREFCLK1, TXCLK9, RXCLK1, Data_Ctrl9				BC45			
5B		IO	HVIO_5B_10, PLLREFCLK2, TXCLK10, RXCLK2, Data_Ctrl10				BA47			
5B		IO	HVIO_5B_11, SOURCE_SYNC_CLK1, TXCLK11, RXCLK3, Data_Ctrl11				BC47			
5B		IO	HVIO_5B_12, SOURCE_SYNC_CLK2, TXCLK12, RXCLK4, Data_Ctrl12				BC48			
5B		IO	HVIO_5B_13, TXCLK13, Data_Ctrl13				BA48			
5B		IO	HVIO_5B_14, TXCLK14, Data_Ctrl14				BC52			
5B		IO	HVIO_5B_15, TXCLK15, Data_Ctrl15				BA52			
5B		IO	HVIO_5B_16, TXCLK16, Data_Ctrl16				BA50			
5B		IO	HVIO_5B_17, TXCLK17, Data_Ctrl17				AV44			
5B		IO	HVIO_5B_18, TXCLK18, Data_Ctrl18				BA44			
5B		IO	HVIO_5B_19, TXCLK19, Data_Ctrl19				AV47			
5B		IO	HVIO_5B_20, TXCLK20, Data_Ctrl20				AV45			
6A		IO	HVIO_6A_1, TXCLK1, Data_Ctrl1				BK18			
6A		IO	HVIO_6A_2, TXCLK2, Data_Ctrl2				BG15			
6A		IO	HVIO_6A_3, TXCLK3, Data_Ctrl3				BM18			
6A		IO	HVIO_6A_4, TXCLK4, Data_Ctrl4				BH15			
6A		IO	HVIO_6A_5, TXCLK5, Data_Ctrl5				BD15			
6A		IO	HVIO_6A_6, TXCLK6, Data_Ctrl6				BM13			
6A		IO	HVIO_6A_7, TXCLK7, Data_Ctrl7				BE15			
6A		IO	HVIO_6A_8, TXCLK8, Data_Ctrl8				BK13			
6A		IO	HVIO_6A_9, PLLREFCLK1, TXCLK9, RXCLK1, Data_Ctrl9				BH13			
6A		IO	HVIO_6A_10, PLLREFCLK2, TXCLK10, RXCLK2, Data_Ctrl10				BF8			
6A		IO	HVIO_6A_11, SOURCE_SYNC_CLK1, TXCLK11, RXCLK3, Data_Ctrl11				BH10			
6A		IO	HVIO_6A_12, SOURCE_SYNC_CLK2, TXCLK12, RXCLK4, Data_Ctrl12				BE13			
6A		IO	HVIO_6A_13, TXCLK13, Data_Ctrl13				BF4			
6A		IO	HVIO_6A_14, TXCLK14, Data_Ctrl14				BM7			
6A		IO	HVIO_6A_15, TXCLK15, Data_Ctrl15				BJ4			
6A		IO	HVIO_6A_16, TXCLK16, Data_Ctrl16				BF3			
6A		IO	HVIO_6A_17, TXCLK17, Data_Ctrl17				BC9			
6A		IO	HVIO_6A_18, TXCLK18, Data_Ctrl18				BC8			
6A		IO	HVIO_6A_19, TXCLK19, Data_Ctrl19				BC4			

Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B23C	DQS for X4	DQS for X8/X9	DQS for X16/X18
6A		IO	HVIO_6A_20, TXCLK20, Data_Ctrl20				BC6			
6B		IO	HVIO_6B_1, TXCLK1, Data_Ctrl1				BC2			
6B		IO	HVIO_6B_2, TXCLK2, Data_Ctrl2				BC1			
6B		IO	HVIO_6B_3, TXCLK3, Data_Ctrl3				BF1			
6B		IO	HVIO_6B_4, TXCLK4, Data_Ctrl4				BF2			
6B		IO	HVIO_6B_5, TXCLK5, Data_Ctrl5				BJ2			
6B		IO	HVIO_6B_6, TXCLK6, Data_Ctrl6				BJ1			
6B		IO	HVIO_6B_7, TXCLK7, Data_Ctrl7				BL2			
6B		IO	HVIO_6B_8, TXCLK8, Data_Ctrl8				BL1			
6B		IO	HVIO_6B_9, PLLREFCLK1, TXCLK9, RXCLK1, Data_Ctrl9				BP3			
6B		IO	HVIO_6B_10, PLLREFCLK2, TXCLK10, RXCLK2, Data_Ctrl10				BN2			
6B		IO	HVIO_6B_11, SOURCE_SYNC_CLK1, TXCLK11, RXCLK3, Data_Ctrl11				BP5			
6B		IO	HVIO_6B_12, SOURCE_SYNC_CLK2, TXCLK12, RXCLK4, Data_Ctrl12				BR5			
6B		IO	HVIO_6B_13, TXCLK13, Data_Ctrl13				BR7			
6B		IO	HVIO_6B_14, TXCLK14, Data_Ctrl14				BP7			
6B		IO	HVIO_6B_15, TXCLK15, Data_Ctrl15				BM10			
6B		IO	HVIO_6B_16, TXCLK16, Data_Ctrl16				BN10			
6B		IO	HVIO_6B_17, TXCLK17, Data_Ctrl17				BR10			
6B		IO	HVIO_6B_18, TXCLK18, Data_Ctrl18				BP10			
6B		IO	HVIO_6B_19, TXCLK19, Data_Ctrl19				BP13			
6B		IO	HVIO_6B_20, TXCLK20, Data_Ctrl20				BR13			
6C		IO	HVIO_6C_1, TXCLK1, Data_Ctrl1				M15			
6C		IO	HVIO_6C_2, TXCLK2, Data_Ctrl2				J15			
6C		IO	HVIO_6C_3, TXCLK3, Data_Ctrl3				L15			
6C		IO	HVIO_6C_4, TXCLK4, Data_Ctrl4				L13			
6C		IO	HVIO_6C_5, TXCLK5, Data_Ctrl5				D15			
6C		IO	HVIO_6C_6, TXCLK6, Data_Ctrl6				H10			
6C		IO	HVIO_6C_7, TXCLK7, Data_Ctrl7				F15			
6C		IO	HVIO_6C_8, TXCLK8, Data_Ctrl8				J13			
6C		IO	HVIO_6C_9, PLLREFCLK1, TXCLK9, RXCLK1, Data_Ctrl9				F10			
6C		IO	HVIO_6C_10, PLLREFCLK2, TXCLK10, RXCLK2, Data_Ctrl10				K8			
6C		IO	HVIO_6C_11, SOURCE_SYNC_CLK1, TXCLK11, RXCLK3, Data_Ctrl11				D10			
6C		IO	HVIO_6C_12, SOURCE_SYNC_CLK2, TXCLK12, RXCLK4, Data_Ctrl12				G4			
6C		IO	HVIO_6C_13, TXCLK13, Data_Ctrl13				R11			
6C		IO	HVIO_6C_14, TXCLK14, Data_Ctrl14				N9			
6C		IO	HVIO_6C_15, TXCLK15, Data_Ctrl15				N8			
6C		IO	HVIO_6C_16, TXCLK16, Data_Ctrl16				V12			
6C		IO	HVIO_6C_17, TXCLK17, Data_Ctrl17				R9			
6C		IO	HVIO_6C_18, TXCLK18, Data_Ctrl18				R8			
6C		IO	HVIO_6C_19, TXCLK19, Data_Ctrl19				V9			
6C		IO	HVIO_6C_20, TXCLK20, Data_Ctrl20				V11			
6D		IO	HVIO_6D_1, TXCLK1, Data_Ctrl1				V2			
6D		IO	HVIO_6D_2, TXCLK2, Data_Ctrl2				V1			
6D		IO	HVIO_6D_3, TXCLK3, Data_Ctrl3				V4			
6D		IO	HVIO_6D_4, TXCLK4, Data_Ctrl4				V6			
6D		IO	HVIO_6D_5, TXCLK5, Data_Ctrl5				R2			
6D		IO	HVIO_6D_6, TXCLK6, Data_Ctrl6				R1			
6D		IO	HVIO_6D_7, TXCLK7, Data_Ctrl7				R4			
6D		IO	HVIO_6D_8, TXCLK8, Data_Ctrl8				R3			
6D		IO	HVIO_6D_9, PLLREFCLK1, TXCLK9, RXCLK1, Data_Ctrl9				N2			
6D		IO	HVIO_6D_10, PLLREFCLK2, TXCLK10, RXCLK2, Data_Ctrl10				N1			
6D		IO	HVIO_6D_11, SOURCE_SYNC_CLK1, TXCLK11, RXCLK3, Data_Ctrl11				N4			
6D		IO	HVIO_6D_12, SOURCE_SYNC_CLK2, TXCLK12, RXCLK4, Data_Ctrl12				N6			
6D		IO	HVIO_6D_13, TXCLK13, Data_Ctrl13				K2			
6D		IO	HVIO_6D_14, TXCLK14, Data_Ctrl14				K1			
6D		IO	HVIO_6D_15, TXCLK15, Data_Ctrl15				K4			
6D		IO	HVIO_6D_16, TXCLK16, Data_Ctrl16				K3			
6D		IO	HVIO_6D_17, TXCLK17, Data_Ctrl17				G2			
6D		IO	HVIO_6D_18, TXCLK18, Data_Ctrl18				G1			

Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B23C	DQS for X4	DQS for X8/X9	DQS for X16/X18
6D		IO	HVIO_6D_19,TXCLK19,Data_Ctrl19				D7			
6D		IO	HVIO_6D_20,TXCLK20,Data_Ctrl20				E2			
6E		IO	HVIO_6E_1,TXCLK1,Data_Ctrl1				AK6			
6E		IO	HVIO_6E_2,TXCLK2,Data_Ctrl2				AM12			
6E		IO	HVIO_6E_3,TXCLK3,Data_Ctrl3				AM8			
6E		IO	HVIO_6E_4,TXCLK4,Data_Ctrl4				AM11			
6E		IO	HVIO_6E_5,TXCLK5,Data_Ctrl5				AP4			
6E		IO	HVIO_6E_6,TXCLK6,Data_Ctrl6				AP11			
6E		IO	HVIO_6E_7,TXCLK7,Data_Ctrl7				AP6			
6E		IO	HVIO_6E_8,TXCLK8,Data_Ctrl8				AP12			
6E		IO	HVIO_6E_9,PLLREFCLK1,TXCLK9,RXCLK1,Data_Ctrl9				AM9			
6E		IO	HVIO_6E_10,PLLREFCLK2,TXCLK10,RXCLK2,Data_Ctrl10				AT8			
6E		IO	HVIO_6E_11,SOURCE_SYNC_CLK1,TXCLK11,RXCLK3,Data_Ctrl11				AP9			
6E		IO	HVIO_6E_12,SOURCE_SYNC_CLK2,TXCLK12,RXCLK4,Data_Ctrl12				AT9			
6E		IO	HVIO_6E_13,TXCLK13,Data_Ctrl13				AT11			
6E		IO	HVIO_6E_14,TXCLK14,Data_Ctrl14				AV11			
6E		IO	HVIO_6E_15,TXCLK15,Data_Ctrl15				AV9			
6E		IO	HVIO_6E_16,TXCLK16,Data_Ctrl16				AT12			
6E		IO	HVIO_6E_17,TXCLK17,Data_Ctrl17				BA8			
6E		IO	HVIO_6E_18,TXCLK18,Data_Ctrl18				BA9			
6E		IO	HVIO_6E_19,TXCLK19,Data_Ctrl19				BA12			
6E		IO	HVIO_6E_20,TXCLK20,Data_Ctrl20				BA11			
6F		IO	HVIO_6F_1,TXCLK1,Data_Ctrl1				BA3			
6F		IO	HVIO_6F_2,TXCLK2,Data_Ctrl2				BA4			
6F		IO	HVIO_6F_3,TXCLK3,Data_Ctrl3				BA2			
6F		IO	HVIO_6F_4,TXCLK4,Data_Ctrl4				BA1			
6F		IO	HVIO_6F_5,TXCLK5,Data_Ctrl5				AV4			
6F		IO	HVIO_6F_6,TXCLK6,Data_Ctrl6				AV6			
6F		IO	HVIO_6F_7,TXCLK7,Data_Ctrl7				AV1			
6F		IO	HVIO_6F_8,TXCLK8,Data_Ctrl8				AV2			
6F		IO	HVIO_6F_9,PLLREFCLK1,TXCLK9,RXCLK1,Data_Ctrl9				AT3			
6F		IO	HVIO_6F_10,PLLREFCLK2,TXCLK10,RXCLK2,Data_Ctrl10				AT4			
6F		IO	HVIO_6F_11,SOURCE_SYNC_CLK1,TXCLK11,RXCLK3,Data_Ctrl11				AT2			
6F		IO	HVIO_6F_12,SOURCE_SYNC_CLK2,TXCLK12,RXCLK4,Data_Ctrl12				AT1			
6F		IO	HVIO_6F_13,TXCLK13,Data_Ctrl13				AP1			
6F		IO	HVIO_6F_14,TXCLK14,Data_Ctrl14				AP2			
6F		IO	HVIO_6F_15,TXCLK15,Data_Ctrl15				AM1			
6F		IO	HVIO_6F_16,TXCLK16,Data_Ctrl16				AM2			
6F		IO	HVIO_6F_17,TXCLK17,Data_Ctrl17				AM4			
6F		IO	HVIO_6F_18,TXCLK18,Data_Ctrl18				AM3			
6F		IO	HVIO_6F_19,TXCLK19,Data_Ctrl19				AK1			
6F		IO	HVIO_6F_20,TXCLK20,Data_Ctrl20				AK2			
6G		IO	HVIO_6G_1,TXCLK1,Data_Ctrl1				Y12			
6G		IO	HVIO_6G_2,TXCLK2,Data_Ctrl2				Y9			
6G		IO	HVIO_6G_3,TXCLK3,Data_Ctrl3				Y11			
6G		IO	HVIO_6G_4,TXCLK4,Data_Ctrl4				Y8			
6G		IO	HVIO_6G_5,TXCLK5,Data_Ctrl5				AB4			
6G		IO	HVIO_6G_6,TXCLK6,Data_Ctrl6				AB9			
6G		IO	HVIO_6G_7,TXCLK7,Data_Ctrl7				AB6			
6G		IO	HVIO_6G_8,TXCLK8,Data_Ctrl8				AB11			
6G		IO	HVIO_6G_9,PLLREFCLK1,TXCLK9,RXCLK1,Data_Ctrl9				AD11			
6G		IO	HVIO_6G_10,PLLREFCLK2,TXCLK10,RXCLK2,Data_Ctrl10				AD9			
6G		IO	HVIO_6G_11,SOURCE_SYNC_CLK1,TXCLK11,RXCLK3,Data_Ctrl11				AD12			
6G		IO	HVIO_6G_12,SOURCE_SYNC_CLK2,TXCLK12,RXCLK4,Data_Ctrl12				AD8			
6G		IO	HVIO_6G_13,TXCLK13,Data_Ctrl13				AF9			
6G		IO	HVIO_6G_14,TXCLK14,Data_Ctrl14				AF12			
6G		IO	HVIO_6G_15,TXCLK15,Data_Ctrl15				AH12			
6G		IO	HVIO_6G_16,TXCLK16,Data_Ctrl16				AF8			
6G		IO	HVIO_6G_17,TXCLK17,Data_Ctrl17				AH9			

Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B23C	DQS for X4	DQS for X8/X9	DQS for X16/X18
6G		IO	HVIO_6G_18,TXCLK18,Data_Ctrl18				AH11			
6G		IO	HVIO_6G_19,TXCLK19,Data_Ctrl19				AK9			
6G		IO	HVIO_6G_20,TXCLK20,Data_Ctrl20				AK11			
6H		IO	HVIO_6H_1,TXCLK1,Data_Ctrl1				AH8			
6H		IO	HVIO_6H_2,TXCLK2,Data_Ctrl2				AK4			
6H		IO	HVIO_6H_3,TXCLK3,Data_Ctrl3				AH1			
6H		IO	HVIO_6H_4,TXCLK4,Data_Ctrl4				AH2			
6H		IO	HVIO_6H_5,TXCLK5,Data_Ctrl5				AH4			
6H		IO	HVIO_6H_6,TXCLK6,Data_Ctrl6				AH3			
6H		IO	HVIO_6H_7,TXCLK7,Data_Ctrl7				AF1			
6H		IO	HVIO_6H_8,TXCLK8,Data_Ctrl8				AF2			
6H		IO	HVIO_6H_9,PLLREFCLK1,TXCLK9,RXCLK1,Data_Ctrl9				AF6			
6H		IO	HVIO_6H_10,PLLREFCLK2,TXCLK10,RXCLK2,Data_Ctrl10				AF4			
6H		IO	HVIO_6H_11,SOURCE_SYNC_CLK1,TXCLK11,RXCLK3,Data_Ctrl11				AD1			
6H		IO	HVIO_6H_12,SOURCE_SYNC_CLK2,TXCLK12,RXCLK4,Data_Ctrl12				AD2			
6H		IO	HVIO_6H_13,TXCLK13,Data_Ctrl13				AD4			
6H		IO	HVIO_6H_14,TXCLK14,Data_Ctrl14				AD3			
6H		IO	HVIO_6H_15,TXCLK15,Data_Ctrl15				AB2			
6H		IO	HVIO_6H_16,TXCLK16,Data_Ctrl16				AB1			
6H		IO	HVIO_6H_17,TXCLK17,Data_Ctrl17				Y2			
6H		IO	HVIO_6H_18,TXCLK18,Data_Ctrl18				Y1			
6H		IO	HVIO_6H_19,TXCLK19,Data_Ctrl19				Y3			
6H		IO	HVIO_6H_20,TXCLK20,Data_Ctrl20				Y4			
1A		GTSL1A_RX_CH0p					AV54			
1A		GTSL1A_RX_CH0n					AV55			
1A		GTSL1A_RX_CH1p					AP54			
1A		GTSL1A_RX_CH1n					AP55			
1A		GTSL1A_RX_CH2p					AK54			
1A		GTSL1A_RX_CH2n					AK55			
1A		GTSL1A_RX_CH3p					AF54			
1A		GTSL1A_RX_CH3n					AF55			
1A		GTSL1A_TX_CH0p					AT50			
1A		GTSL1A_TX_CH0n					AT52			
1A		GTSL1A_TX_CH1p					AM50			
1A		GTSL1A_TX_CH1n					AM52			
1A		GTSL1A_TX_CH2p					AH50			
1A		GTSL1A_TX_CH2n					AH52			
1A		GTSL1A_TX_CH3p					AD50			
1A		GTSL1A_TX_CH3n					AD52			
1A		REFCLK_GTSL1A_CH1p					AK45			
1A		REFCLK_GTSL1A_CH1n					AK47			
1A		CDRCLKOUT_GTSL1A_CH2p					AF45			
1A		CDRCLKOUT_GTSL1A_CH2n					AF47			
1A		REFCLK_GTSL1A_RX_P					AP45			
1A		REFCLK_GTSL1A_RX_N					AP47			
		GND					BM34			
		GND					BN41			
		GND					BP41			
		GND					AW31			
		GND					W35			
		GND					W31			
		GND					U31			
		GND					U28			
		GND					T29			
		GND					AC33			
		GND					AC31			
		GND					AA33			
		GND					U33			
		GND					T35			



Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B23C	DQS for X4	DQS for X8/X9	DQS for X16/X18
		GND					T33			
		GND					W37			
		GND					U37			
		GND					T39			
		GND					P38			
		GND					AA39			
		GND					Y42			
		GND					V42			
		GND					U40			
		GND					T40			
		GND					AA40			
		GND					W29			
		GND					AA29			
		GND					AE37			
		GND					AC37			
		GND					AC39			
		GND					AA35			
		GND					Y6			
		GND					V53			
		GND					Y48			
		GND					Y47			
		GND					Y45			
		GND					Y44			
		GND					Y14			
		GND					W40			
		GND					W39			
		GND					W33			
		GND					W28			
		GND					W23			
		GND					W17			
		GND					V8			
		GND					V55			
		GND					V54			
		GND					V53			
		GND					V45			
		GND					V3			
		GND					U39			
		GND					U35			
		GND					U29			
		GND					U25			
		GND					U19			
		GND					T37			
		GND					T31			
		GND					T27			
		GND					T21			
		GND					T16			
		GND					R6			
		GND					R50			
		GND					R14			
		GND					R12			
		GND					P36			
		GND					P34			
		GND					P32			
		GND					P26			
		GND					P24			
		GND					P22			
		GND					P20			
		GND					P18			
		GND					P15			



Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B23C	DQS for X4	DQS for X8/X9	DQS for X16/X18
		GND					N53			
		GND					N48			
		GND					N3			
		GND					N11			
		GND					M36			
		GND					M32			
		GND					M24			
		GND					M20			
		GND					K6			
		GND					K53			
		GND					J41			
		GND					H46			
		GND					H36			
		GND					H32			
		GND					H28			
		GND					H24			
		GND					H20			
		GND					H15			
		GND					H13			
		GND					G52			
		GND					G3			
		GND					F43			
		GND					F38			
		GND					F34			
		GND					F30			
		GND					F26			
		GND					F22			
		GND					F18			
		GND					F13			
		GND					E1			
		GND					C7			
		GND					C55			
		GND					C49			
		GND					C46			
		GND					C41			
		GND					C36			
		GND					C32			
		GND					C28			
		GND					C24			
		GND					C20			
		GND					C2			
		GND					C15			
		GND					C10			
		GND					C1			
		GND					BR54			
		GND					BR53			
		GND					BR3			
		GND					BR2			
		GND					BP55			
		GND					BP54			
		GND					BP2			
		GND					BP1			
		GND					BN7			
		GND					BN55			
		GND					BN49			
		GND					BN43			
		GND					BN34			
		GND					BN30			
		GND					BN26			



Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B23C	DQS for X4	DQS for X8/X9	DQS for X16/X18
		GND					BN22			
		GND					BN18			
		GND					BN13			
		GND					BN1			
		GND					BM38			
		GND					BK46			
		GND					BK41			
		GND					BK38			
		GND					BK36			
		GND					BK34			
		GND					BK32			
		GND					BK28			
		GND					BK24			
		GND					BK20			
		GND					BK15			
		GND					BK10			
		GND					BJ53			
		GND					BJ3			
		GND					BH22			
		GND					BG43			
		GND					BG30			
		GND					BG13			
		GND					BF6			
		GND					BF53			
		GND					BE38			
		GND					BE34			
		GND					BE26			
		GND					BE18			
		GND					BC50			
		GND					BC3			
		GND					BC11			
		GND					BB34			
		GND					BB30			
		GND					BB28			
		GND					BB26			
		GND					BB22			
		GND					BB18			
		GND					BB15			
		GND					BA6			
		GND					BA55			
		GND					BA54			
		GND					BA53			
		GND					BA45			
		GND					BA14			
		GND					B55			
		GND					B54			
		GND					B2			
		GND					AY33			
		GND					AY28			
		GND					AY23			
		GND					AY17			
		GND					AW35			
		GND					AW29			
		GND					AW25			
		GND					AW19			
		GND					AV8			
		GND					AV53			
		GND					AV52			
		GND					AV50			



Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B23C	DQS for X4	DQS for X8/X9	DQS for X16/X18
		GND					AV48			
		GND					AV3			
		GND					AV14			
		GND					AV12			
		GND					AU39			
		GND					AU37			
		GND					AU31			
		GND					AU27			
		GND					AU21			
		GND					AU16			
		GND					AT6			
		GND					AT55			
		GND					AT54			
		GND					AT53			
		GND					AT48			
		GND					AT47			
		GND					AT45			
		GND					AT44			
		GND					AT14			
		GND					AR39			
		GND					AR33			
		GND					AR28			
		GND					AR23			
		GND					AR17			
		GND					AP8			
		GND					AP53			
		GND					AP52			
		GND					AP50			
		GND					AP48			
		GND					AP42			
		GND					AP3			
		GND					AP14			
		GND					AN40			
		GND					AN35			
		GND					AN29			
		GND					AN25			
		GND					AN19			
		GND					AM6			
		GND					AM55			
		GND					AM54			
		GND					AM53			
		GND					AM48			
		GND					AM47			
		GND					AM45			
		GND					AM42			
		GND					AM14			
		GND					AL37			
		GND					AL31			
		GND					AL27			
		GND					AL21			
		GND					AL16			
		GND					AK8			
		GND					AK53			
		GND					AK52			
		GND					AK50			
		GND					AK48			
		GND					AK44			
		GND					AK42			
		GND					AK3			



Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B23C	DQS for X4	DQS for X8/X9	DQS for X16/X18
		GND					AK14			
		GND					AK12			
		GND					AJ39			
		GND					AJ33			
		GND					AJ28			
		GND					AJ23			
		GND					AJ17			
		GND					AH6			
		GND					AH55			
		GND					AH54			
		GND					AH53			
		GND					AH48			
		GND					AH47			
		GND					AH45			
		GND					AH42			
		GND					AH40			
		GND					AH35			
		GND					AH25			
		GND					AH19			
		GND					AH14			
		GND					AG37			
		GND					AG31			
		GND					AG27			
		GND					AG21			
		GND					AG16			
		GND					AF53			
		GND					AF52			
		GND					AF50			
		GND					AF48			
		GND					AF42			
		GND					AF3			
		GND					AF14			
		GND					AF11			
		GND					AE39			
		GND					AE33			
		GND					AE28			
		GND					AE23			
		GND					AE17			
		GND					AD6			
		GND					AD55			
		GND					AD54			
		GND					AD53			
		GND					AD48			
		GND					AD47			
		GND					AD45			
		GND					AD14			
		GND					AC40			
		GND					AC35			
		GND					AC29			
		GND					AC25			
		GND					AC19			
		GND					AB8			
		GND					AB53			
		GND					AB52			
		GND					AB50			
		GND					AB48			
		GND					AB42			
		GND					AB3			
		GND					AB14			



Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B23C	DQS for X4	DQS for X8/X9	DQS for X16/X18
		GND					AB12			
		GND					AA37			
		GND					AA31			
		GND					AA27			
		GND					AA21			
		GND					A54			
		GND					A53			
		GND					A5			
		GND					A3			
		GNDSENSE					AH29			
		VCC					AN37			
		VCC					AN33			
		VCC					AN31			
		VCC					AN28			
		VCC					AL35			
		VCC					AL33			
		VCC					AL29			
		VCC					AL28			
		VCC					AL25			
		VCC					AJ37			
		VCC					AJ35			
		VCC					AJ31			
		VCC					AJ27			
		VCC					AJ25			
		VCC					AH37			
		VCC					AH33			
		VCC					AH31			
		VCC					AH28			
		VCC					AH27			
		VCC					AG39			
		VCC					AG35			
		VCC					AG33			
		VCC					AG29			
		VCC					AG28			
		VCC					AG25			
		VCC					AE35			
		VCC					AE31			
		VCC					AE29			
		VCC					AE27			
		VCC					AE25			
		VCCPT					AU25			
		VCCPT					AU23			
		VCCPT					W27			
		VCCPT					W25			
		VCCPT_HVIO					AY35			
		VCCPT_HVIO					AW37			
		VCCPT_HVIO					AU35			
		VCCPT_HVIO					AU19			
		VCCPT_HVIO					AR19			
		VCCPT_HVIO					AL23			
		VCCPT_HVIO					AJ21			
		VCCPT_HVIO					AC21			
		VCCPT_HVIO					AA19			
		VCCPT_HVIO					U21			
		VCCPT_HVIO					T19			
		DNU					BR41			
		DNU					BN32			
		DNU					BN38			
		DNU					BN36			



Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B23C	DQS for X4	DQS for X8/X9	DQS for X16/X18
		DNU					Y50			
		DNU					Y52			
		DNU					BH30			
		DNU					BE28			
		DNU					BD28			
		DNU					BD22			
		DNU					M28			
		DNU					BE43			
		DNU					AN16			
		DNU					AA16			
		DNU					AH16			
		DNU					AC16			
		DNU					AB54			
		DNU					AY40			
		DNU					AW16			
		DNU					T17			
		DNU					AY39			
		DNU					AY16			
		DNU					U16			
		VCCIO_HVIO_5A					BB36			
		VCCIO_HVIO_5A					AY37			
		VCCIO_HVIO_5A					AW39			
		VCCIO_HVIO_5B					AW40			
		VCCIO_HVIO_5B					AV42			
		VCCIO_HVIO_5B					AU40			
		VCCIO_HVIO_5B					AT42			
		VCCIO_HVIO_6A					AW17			
		VCCIO_HVIO_6A					AU17			
		VCCIO_HVIO_6A					AR16			
		VCCIO_HVIO_6A					AN17			
		VCCIO_HVIO_6B					AL17			
		VCCIO_HVIO_6B					AJ16			
		VCCIO_HVIO_6C					AE16			
		VCCIO_HVIO_6C					AC17			
		VCCIO_HVIO_6D					W19			
		VCCIO_HVIO_6D					W16			
		VCCIO_HVIO_6D					U17			
		VCCIO_HVIO_6D					AA17			
		VCCIO_HVIO_6E					AL19			
		VCCIO_HVIO_6E					AJ19			
		VCCIO_HVIO_6F					AH21			
		VCCIO_HVIO_6F					AG23			
		VCCIO_HVIO_6G					AH17			
		VCCIO_HVIO_6G					AG19			
		VCCIO_HVIO_6H					AG17			
		VCCIO_HVIO_6H					AE19			
		VCCIO_PIO_2A_T					BB20			
		VCCIO_PIO_2A_T					AY19			
		VCCIO_PIO_2A_T					AW21			
		VCCIO_PIO_2A_T					AY25			
		VCCIO_PIO_2A_T					AY21			
		VCCIO_PIO_2A_T					AW23			
		VCCIO_PIO_3A_B					U27			
		VCCIO_PIO_3A_B					T28			
		VCCIO_PIO_3A_B					T25			
		VCCIO_PIO_3A_T					W21			
		VCCIO_PIO_3A_T					U23			
		VCCIO_PIO_3A_T					T23			
		VCCIO_PIO_SDM					AU29			



Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B23C	DQS for X4	DQS for X8/X9	DQS for X16/X18
		VCCIO_SDM					AU28			
		NC					V52			
		NC					V50			
		NC					V48			
		NC					V47			
		NC					R55			
		NC					V44			
		NC					R54			
		NC					R47			
		NC					R53			
		NC					R45			
		NC					R52			
		NC					R48			
		NC					N55			
		NC					N54			
		NC					N52			
		NC					R44			
		NC					N50			
		NC					N47			
		NC					K55			
		NC					N45			
		NC					K54			
		NC					K48			
		NC					K52			
		NC					K50			
		NC					G55			
		NC					G54			
		NC					E55			
		NC					G53			
		NC					C54			
		NC					E54			
		NC					B53			
		NC					D49			
		NC					B51			
		NC					B49			
		NC					A51			
		NC					A49			
		NC					F46			
		NC					D46			
		NC					B46			
		NC					L43			
		NC					A46			
		NC					J43			
		NC					D43			
		NC					H43			
		NC					C43			
		NC					H41			
		NC					B43			
		NC					A43			
		NC					V14			
		NC					R42			
		NC					P41			
		NC					P30			
		NC					P28			
		NC					BB41			
		NC					BB38			
		NC					BB32			
		NC					BB24			
		NC					BA42			

Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	B23C	DQS for X4	DQS for X8/X9	DQS for X16/X18
		NC					AD42			
		VCCRCORE					AN39			
		VCCRCORE					AL39			
		VCCRCORE					AH39			
		VCCRCORE					AH23			
		VCCRCORE					AE21			
		VCCADC					AW33			
		VCCEHT_GTSL1A					AP44			
		VCCEHT_GTSL1A					AM44			
		VCCERT_GTSL1A					AH44			
		VCCERT_GTSL1A					AF44			
		VCCERT_GTSL1A					AD44			
		VCCERT_GTSL1A					AB44			
		VCCFUSEWR_SDM					AU33			
		VCCH_SDM					AY29			
		VCCLSENSE					AJ29			
		VCCL_ADC_SDM					AW28			
		VCCL_SDM					AR37			
		VCCL_SDM					AR35			
		VCCL_SDM					AR31			
		VCCL_SDM					AR29			
		VCCP					AR27			
		VCCP					AR25			
		VCCP					AR21			
		VCCP					AN27			
		VCCP					AN23			
		VCCP					AN21			
		VCCP					AC28			
		VCCP					AC27			
		VCCP					AC23			
		VCCP					AA28			
		VCCP					AA25			
		VCCP					AA23			
		VCCPLLDIG_SDM					AW27			
		VCCPLL_SDM					AY27			
		VCC_HSSI_L1					AR40			
		VCC_HSSI_L1					AL40			
		VCC_HSSI_L1					AJ40			
		VCC_HSSI_L1					AG40			
		VCC_HSSI_L1					AE40			
		VCC_IO_SDM					AY31			
		APROBE2_GTSL1A					Y55			
		APROBE_GTSL1A_CH2					AB55			
		APROBE_GTSL1A_CH3					Y54			
		RCOMP_GTSL1A_N					AB45			
		RCOMP_GTSL1A_P					AB47			

Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	M16A	DQS for X4	DQS for X8/X9	DQS for X16/X18
SDM		TD0					AE16			
SDM		TMS					AF17			
SDM		TCK					AF16			
SDM		TDI					AE17			
SDM		OSC_CLK_1					AG11			
SDM		SDM_IO1	AVSTx8_DATA2,AS_DATA1				AK9			
SDM		SDM_IO5	AS_nCS00,MSEL0				AH12			
SDM		SDM_IO3	AVSTx8_DATA3,AS_DATA2				AF14			
SDM		nCONFIG					AG15			
SDM		SDM_IO4	AVSTx8_DATA1,AS_DATA0				AE10			
SDM		SDM_IO2	AVSTx8_DATA0,AS_CLK				AH10			
SDM		SDM_IO7	AS_nCS02,MSEL1				AK10			
SDM		SDM_IO11	AVSTx8_VALID				AG9			
SDM		nSTATUS					AG16			
SDM		SDM_IO16					AF9			
SDM		SDM_IO0					AG10			
SDM		SDM_IO13	AVSTx8_DATA5				AF12			
SDM		SDM_IO9	AS_nCS01,MSEL2				AJ9			
SDM		SDM_IO6	AVSTx8_DATA4,AS_DATA3				AG14			
SDM		SDM_IO10	AVSTx8_DATA7				AH11			
SDM		SDM_IO8	AVSTx8_READY,AS_nCS03				AF13			
SDM		SDM_IO12					AF11			
SDM		SDM_IO15	AVSTx8_DATA6,AS_nRST				AG13			
SDM		SDM_IO14	AVSTx8_CLK				AJ10			
SDM		RREF_SDM					AK12			
SDM			TEMPDIODE0An				AH17			
SDM			TEMPDIODE0Ap				AH16			
SDM			VREFP_ADC				AJ15			
SDM			VREFN_ADC				AK15			
SDM		VSIGP_0					AK14			
SDM		VSIGN_0					AJ14			
SDM		VSIGP_1					AK17			
SDM		VSIGN_1					AK16			
2A_T	95	IO	IOB		DIFF_IO_2A_T1n	No	P7	DQ0	DQ0	DQ0
2A_T	94	IO	IOB		DIFF_IO_2A_T1p	No	R7	DQ0	DQ0	DQ0
2A_T	93	IO	IOB		DIFF_IO_2A_T2n	No	N7	DQ0	DQ0	DQ0
2A_T	92	IO	IOB		DIFF_IO_2A_T2p	No	N6	DQ0	DQ0	DQ0
2A_T	91	IO	IOB		DIFF_IO_2A_T3n	No	T7	DQSn0	DQ0	DQ0
2A_T	90	IO	IOB		DIFF_IO_2A_T3p	No	T6	DQS0	DQ0	DQ0
2A_T	89	IO	IOB		DIFF_IO_2A_T4n	No	R6	DQSn1	DQSn0/CQn0	DQ0
2A_T	88	IO	IOB		DIFF_IO_2A_T4p	No	R5	DQS1	DQS0/CQ0	DQ0
2A_T	87	IO	IOB		DIFF_IO_2A_T5n	Yes	U6	DQ1	DQ0	DQ0
2A_T	86	IO	IOB		DIFF_IO_2A_T5p	Yes	V5	DQ1	DQ0	DQ0
2A_T	85	IO	IOB		DIFF_IO_2A_T6n	No	W5	DQ1	DQ0	DQ0
2A_T	84	IO	IOB		DIFF_IO_2A_T6p	No	V6	DQ1	DQ0	DQ0
2A_T	83	IO	IOB		DIFF_IO_2A_T7n	No	P3	DQ2	DQ1	DQ0
2A_T	82	IO	IOB		DIFF_IO_2A_T7p	No	N3	DQ2	DQ1	DQ0
2A_T	81	IO	IOB		DIFF_IO_2A_T8n	No	P4	DQ2	DQ1	DQ0
2A_T	80	IO	IOB		DIFF_IO_2A_T8p	No	P5	DQ2	DQ1	DQ0
2A_T	79	IO	IOB		DIFF_IO_2A_T9n	No	R4	DQSn2	DQ1	DQ0
2A_T	78	IO	IOB		DIFF_IO_2A_T9p	No	T3	DQS2	DQ1	DQ0
2A_T	77	IO	IOB		DIFF_IO_2A_T10n	No	T4	DQSn3	DQSn1/CQn1	DQSn0/CQn0
2A_T	76	IO	IOB		DIFF_IO_2A_T10p	No	U5	DQS3	DQS1/CQ1	DQS0/CQ0
2A_T	75	IO	IOB		DIFF_IO_2A_T11n	Yes	U3	DQ3	DQ1	DQ0
2A_T	74	IO	IOB		DIFF_IO_2A_T11p	Yes	U4	DQ3	DQ1	DQ0
2A_T	73	IO	IOB		DIFF_IO_2A_T12n	No	W3	DQ3	DQ1	DQ0
2A_T	72	IO	IOB		DIFF_IO_2A_T12p	No	V3	DQ3	DQ1	DQ0
2A_T	71	IO	IOB		DIFF_IO_2A_T13n	No	W7	DQ4	DQ2	DQ1
2A_T	70	IO	IOB		DIFF_IO_2A_T13p	No	V7	DQ4	DQ2	DQ1

Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	M16A	DQS for X4	DQS for X8/X9	DQS for X16/X18
2A_T	69	IO	IOB		DIFF_IO_2A_T14n	No	Y6	DQ4	DQ2	DQ1
2A_T	68	IO	IOB		DIFF_IO_2A_T14p	No	Y7	DQ4	DQ2	DQ1
2A_T	67	IO	IOB		DIFF_IO_2A_T15n	No	AA7	DQSn4	DQ2	DQ1
2A_T	66	IO	IOB		DIFF_IO_2A_T15p	No	AA6	DQSn4	DQ2	DQ1
2A_T	65	IO	IOB,PLL_2A_T_CLKOUT1n		DIFF_IO_2A_T16n	No	AB6	DQSn5	DQSn2/CQn2	DQ1
2A_T	64	IO	IOB,PLL_2A_T_CLKOUT1p,PLL_2A_T_CLKOUT1,PLL_2A_T_FB1		DIFF_IO_2A_T16p	No	AB5	DQSn5	DQSn2/CQ2	DQ1
2A_T	63	IO	IOB		DIFF_IO_2A_T17n	Yes	AD7	DQ5	DQ2	DQ1
2A_T	62	IO	IOB,RZQ_T_2A		DIFF_IO_2A_T17p	Yes	AC7	DQ5	DQ2	DQ1
2A_T	61	IO	IOB,CLK_T_2A_1n		DIFF_IO_2A_T18n	No	AC5	DQ5	DQ2	DQ1
2A_T	60	IO	IOB,CLK_T_2A_1p		DIFF_IO_2A_T18p	No	AC6	DQ5	DQ2	DQ1
2A_T	59	IO	IOB,CLK_T_2A_0n		DIFF_IO_2A_T19n	No	N1	DQ6	DQ3	DQ1
2A_T	58	IO	IOB,CLK_T_2A_0p		DIFF_IO_2A_T19p	No	N2	DQ6	DQ3	DQ1
2A_T	57	IO	IOB		DIFF_IO_2A_T20n	No	P2	DQ6	DQ3	DQ1
2A_T	56	IO	IOB		DIFF_IO_2A_T20p	No	R1	DQ6	DQ3	DQ1
2A_T	55	IO	IOB,PLL_2A_T_CLKOUT0n		DIFF_IO_2A_T21n	No	T1	DQSn6	DQ3	DQ1
2A_T	54	IO	IOB,PLL_2A_T_CLKOUT0p,PLL_2A_T_CLKOUT0,PLL_2A_T_FB0		DIFF_IO_2A_T21p	No	R2	DQSn6	DQ3	DQ1
2A_T	53	IO	IOB		DIFF_IO_2A_T22n	No	U1	DQSn7	DQSn3/CQn3	DQSn1/CQn1
2A_T	52	IO	IOB		DIFF_IO_2A_T22p	No	T2	DQSn7	DQSn3/CQ3	DQSn1/CQ1
2A_T	51	IO	IOB		DIFF_IO_2A_T23n	Yes	V2	DQ7	DQ3	DQ1
2A_T	50	IO	IOB		DIFF_IO_2A_T23p	Yes	V1	DQ7	DQ3	DQ1
2A_T	49	IO	IOB		DIFF_IO_2A_T24n	No	W2	DQ7	DQ3	DQ1
2A_T	48	IO	IOB		DIFF_IO_2A_T24p	No	Y1	DQ7	DQ3	DQ1
2A_B	47	IO	IOB		DIFF_IO_2A_B1n	No	Y5	DQ8	DQ4	DQ2
2A_B	46	IO	IOB		DIFF_IO_2A_B1p	No	W4	DQ8	DQ4	DQ2
2A_B	45	IO	IOB		DIFF_IO_2A_B2n	No	AA3	DQ8	DQ4	DQ2
2A_B	44	IO	IOB		DIFF_IO_2A_B2p	No	Y4	DQ8	DQ4	DQ2
2A_B	43	IO	IOB		DIFF_IO_2A_B3n	No	AA4	DQSn8	DQ4	DQ2
2A_B	42	IO	IOB		DIFF_IO_2A_B3p	No	AB3	DQSn8	DQ4	DQ2
2A_B	41	IO	IOB,PLL_2A_B_CLKOUT1n		DIFF_IO_2A_B4n	No	AC3	DQSn9	DQSn4/CQn4	DQ2
2A_B	40	IO	IOB,PLL_2A_B_CLKOUT1p,PLL_2A_B_CLKOUT1,PLL_2A_B_FB1		DIFF_IO_2A_B4p	No	AB4	DQSn9	DQSn4/CQ4	DQ2
2A_B	39	IO	IOB		DIFF_IO_2A_B5n	Yes	AD4	DQ9	DQ4	DQ2
2A_B	38	IO	IOB,RZQ_B_2A		DIFF_IO_2A_B5p	Yes	AD3	DQ9	DQ4	DQ2
2A_B	37	IO	IOB,CLK_B_2A_1n		DIFF_IO_2A_B6n	Yes	AE5	DQ9	DQ4	DQ2
2A_B	36	IO	IOB,CLK_B_2A_1p		DIFF_IO_2A_B6p	Yes	AD5	DQ9	DQ4	DQ2
2A_B	35	IO	IOB,CLK_B_2A_0n		DIFF_IO_2A_B7n	No	AE4	DQ10	DQ5	DQ2
2A_B	34	IO	IOB,CLK_B_2A_0p		DIFF_IO_2A_B7p	No	AF3	DQ10	DQ5	DQ2
2A_B	33	IO	IOB		DIFF_IO_2A_B8n	No	AG4	DQ10	DQ5	DQ2
2A_B	32	IO	IOB		DIFF_IO_2A_B8p	No	AF4	DQ10	DQ5	DQ2
2A_B	31	IO	IOB,PLL_2A_B_CLKOUT0n		DIFF_IO_2A_B9n	No	AG6	DQSn10	DQ5	DQ2
2A_B	30	IO	IOB,PLL_2A_B_CLKOUT0p,PLL_2A_B_CLKOUT0,PLL_2A_B_FB0		DIFF_IO_2A_B9p	No	AH6	DQSn10	DQ5	DQ2
2A_B	29	IO	IOB		DIFF_IO_2A_B10n	No	AG5	DQSn11	DQSn5/CQn5	DQSn2/CQn2
2A_B	28	IO	IOB		DIFF_IO_2A_B10p	No	AH5	DQSn11	DQSn5/CQ5	DQSn2/CQ2
2A_B	27	IO	IOB		DIFF_IO_2A_B11n	Yes	AE6	DQ11	DQ5	DQ2
2A_B	26	IO	IOB		DIFF_IO_2A_B11p	Yes	AF6	DQ11	DQ5	DQ2
2A_B	25	IO	IOB		DIFF_IO_2A_B12n	Yes	AE7	DQ11	DQ5	DQ2
2A_B	24	IO	IOB		DIFF_IO_2A_B12p	Yes	AF7	DQ11	DQ5	DQ2
2A_B	23	IO	IOB		DIFF_IO_2A_B13n	No	AF2	DQ12	DQ6	DQ3
2A_B	22	IO	IOB		DIFF_IO_2A_B13p	No	AG1	DQ12	DQ6	DQ3
2A_B	21	IO	IOB		DIFF_IO_2A_B14n	No	AE2	DQ12	DQ6	DQ3
2A_B	20	IO	IOB		DIFF_IO_2A_B14p	No	AF1	DQ12	DQ6	DQ3
2A_B	19	IO	IOB		DIFF_IO_2A_B15n	No	AE1	DQSn12	DQ6	DQ3
2A_B	18	IO	IOB		DIFF_IO_2A_B15p	No	AD2	DQSn12	DQ6	DQ3
2A_B	17	IO	IOB		DIFF_IO_2A_B16n	No	AC2	DQSn13	DQSn6/CQn6	DQ3
2A_B	16	IO	IOB		DIFF_IO_2A_B16p	No	AC1	DQSn13	DQSn6/CQ6	DQ3
2A_B	15	IO	IOB		DIFF_IO_2A_B17n	Yes	AA1	DQ13	DQ6	DQ3
2A_B	14	IO	IOB		DIFF_IO_2A_B17p	Yes	Y2	DQ13	DQ6	DQ3
2A_B	13	IO	IOB		DIFF_IO_2A_B18n	Yes	AA2	DQ13	DQ6	DQ3
2A_B	12	IO	IOB		DIFF_IO_2A_B18p	Yes	AB1	DQ13	DQ6	DQ3
2A_B	11	IO	IOB		DIFF_IO_2A_B19n	No	AJ7	DQ14	DQ7	DQ3

Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	M16A	DQS for X4	DQS for X8/X9	DQS for X16/X18
2A_B	10	IO	IOB		DIFF_IO_2A_B19p	No	AK6	DQ14	DQ7	DQ3
2A_B	9	IO	IOB		DIFF_IO_2A_B20n	No	AJ8	DQ14	DQ7	DQ3
2A_B	8	IO	IOB		DIFF_IO_2A_B20p	No	AK7	DQ14	DQ7	DQ3
2A_B	7	IO	IOB		DIFF_IO_2A_B21n	No	AK5	DQS14	DQ7	DQ3
2A_B	6	IO	IOB		DIFF_IO_2A_B21p	No	AJ5	DQS14	DQ7	DQ3
2A_B	5	IO	IOB		DIFF_IO_2A_B22n	No	AJ4	DQS15	DQS7/CQn7	DQS3/CQn3
2A_B	4	IO	IOB		DIFF_IO_2A_B22p	No	AK4	DQS15	DQS7/CQ7	DQS3/CQ3
2A_B	3	IO	IOB		DIFF_IO_2A_B23n	Yes	AG3	DQ15	DQ7	DQ3
2A_B	2	IO	IOB		DIFF_IO_2A_B23p	Yes	AH2	DQ15	DQ7	DQ3
2A_B	1	IO	IOB		DIFF_IO_2A_B24n	Yes	AH3	DQ15	DQ7	DQ3
2A_B	0	IO	IOB		DIFF_IO_2A_B24p	Yes	AJ3	DQ15	DQ7	DQ3
3A_T	95	IO	IOB		DIFF_IO_3A_T1n	No	N5	DQ16	DQ8	DQ4
3A_T	94	IO	IOB		DIFF_IO_3A_T1p	No	M5	DQ16	DQ8	DQ4
3A_T	93	IO	IOB		DIFF_IO_3A_T2n	No	L6	DQ16	DQ8	DQ4
3A_T	92	IO	IOB		DIFF_IO_3A_T2p	No	M6	DQ16	DQ8	DQ4
3A_T	91	IO	IOB		DIFF_IO_3A_T3n	No	K6	DQS16	DQ8	DQ4
3A_T	90	IO	IOB	AVST_READY	DIFF_IO_3A_T3p	No	L7	DQS16	DQ8	DQ4
3A_T	89	IO	IOB		DIFF_IO_3A_T4n	No	J7	DQS17	DQS8/CQn8	DQ4
3A_T	88	IO	IOB		DIFF_IO_3A_T4p	No	K7	DQS17	DQS8/CQ8	DQ4
3A_T	87	IO	IOB		DIFF_IO_3A_T5n	Yes	G5	DQ17	DQ8	DQ4
3A_T	86	IO	IOB		DIFF_IO_3A_T5p	Yes	G6	DQ17	DQ8	DQ4
3A_T	85	IO	IOB		DIFF_IO_3A_T6n	No	H6	DQ17	DQ8	DQ4
3A_T	84	IO	IOB		DIFF_IO_3A_T6p	No	H7	DQ17	DQ8	DQ4
3A_T	83	IO	IOB	AVST_DATA10	DIFF_IO_3A_T7n	No	M4	DQ18	DQ9	DQ4
3A_T	82	IO	IOB	AVST_DATA9	DIFF_IO_3A_T7p	No	M3	DQ18	DQ9	DQ4
3A_T	81	IO	IOB	AVST_DATA8	DIFF_IO_3A_T8n	No	L4	DQ18	DQ9	DQ4
3A_T	80	IO	IOB	AVST_VALID	DIFF_IO_3A_T8p	No	L3	DQ18	DQ9	DQ4
3A_T	79	IO	IOB	AVST_DATA7	DIFF_IO_3A_T9n	No	K4	DQS18	DQ9	DQ4
3A_T	78	IO	IOB	AVST_DATA6	DIFF_IO_3A_T9p	No	K5	DQS18	DQ9	DQ4
3A_T	77	IO	IOB	AVST_DATA5	DIFF_IO_3A_T10n	No	J3	DQS19	DQS9/CQn9	DQS4/CQn4
3A_T	76	IO	IOB	AVST_DATA4	DIFF_IO_3A_T10p	No	J4	DQS19	DQS9/CQ9	DQS4/CQ4
3A_T	75	IO	IOB	AVST_DATA3	DIFF_IO_3A_T11n	Yes	G4	DQ19	DQ9	DQ4
3A_T	74	IO	IOB	AVST_DATA2	DIFF_IO_3A_T11p	Yes	H3	DQ19	DQ9	DQ4
3A_T	73	IO	IOB	AVST_DATA1	DIFF_IO_3A_T12n	No	H5	DQ19	DQ9	DQ4
3A_T	72	IO	IOB	AVST_DATA0	DIFF_IO_3A_T12p	No	J5	DQ19	DQ9	DQ4
3A_T	71	IO	IOB		DIFF_IO_3A_T13n	No	L1	DQ20	DQ10	DQ5
3A_T	70	IO	IOB		DIFF_IO_3A_T13p	No	M1	DQ20	DQ10	DQ5
3A_T	69	IO	IOB		DIFF_IO_3A_T14n	No	K1	DQ20	DQ10	DQ5
3A_T	68	IO	IOB		DIFF_IO_3A_T14p	No	L2	DQ20	DQ10	DQ5
3A_T	67	IO	IOB		DIFF_IO_3A_T15n	No	K2	DQS20	DQ10	DQ5
3A_T	66	IO	IOB		DIFF_IO_3A_T15p	No	J2	DQS20	DQ10	DQ5
3A_T	65	IO	IOB,PLL_3A_T_CLKOUT1n		DIFF_IO_3A_T16n	No	H1	DQS21	DQS10/CQn10	DQ5
3A_T	64	IO	IOB,PLL_3A_T_CLKOUT1p,PLL_3A_T_CLKOUT1,PLL_3A_T_FB1		DIFF_IO_3A_T16p	No	H2	DQS21	DQS10/CQ10	DQ5
3A_T	63	IO	IOB		DIFF_IO_3A_T17n	Yes	F1	DQ21	DQ10	DQ5
3A_T	62	IO	IOB,RZQ_T_3A		DIFF_IO_3A_T17p	Yes	G1	DQ21	DQ10	DQ5
3A_T	61	IO	IOB,CLK_T_3A_1n		DIFF_IO_3A_T18n	No	E1	DQ21	DQ10	DQ5
3A_T	60	IO	IOB,CLK_T_3A_1p		DIFF_IO_3A_T18p	No	F2	DQ21	DQ10	DQ5
3A_T	59	IO	IOB,CLK_T_3A_0n		DIFF_IO_3A_T19n	No	E2	DQ22	DQ11	DQ5
3A_T	58	IO	IOB,CLK_T_3A_0p		DIFF_IO_3A_T19p	No	D2	DQ22	DQ11	DQ5
3A_T	57	IO	IOB		DIFF_IO_3A_T20n	No	F3	DQ22	DQ11	DQ5
3A_T	56	IO	IOB		DIFF_IO_3A_T20p	No	G3	DQ22	DQ11	DQ5
3A_T	55	IO	IOB,PLL_3A_T_CLKOUT0n		DIFF_IO_3A_T21n	No	E4	DQS22	DQ11	DQ5
3A_T	54	IO	IOB,PLL_3A_T_CLKOUT0p,PLL_3A_T_CLKOUT0,PLL_3A_T_FB0		DIFF_IO_3A_T21p	No	F4	DQS22	DQ11	DQ5
3A_T	53	IO	IOB	AVST_CLK	DIFF_IO_3A_T22n	No	E5	DQS23	DQS11/CQn11	DQS5/CQn5
3A_T	52	IO	IOB	AVST_DATA15	DIFF_IO_3A_T22p	No	D5	DQS23	DQS11/CQ11	DQS5/CQ5
3A_T	51	IO	IOB	AVST_DATA14	DIFF_IO_3A_T23n	Yes	E6	DQ23	DQ11	DQ5
3A_T	50	IO	IOB	AVST_DATA13	DIFF_IO_3A_T23p	Yes	F6	DQ23	DQ11	DQ5
3A_T	49	IO	IOB	AVST_DATA12	DIFF_IO_3A_T24n	No	D4	DQ23	DQ11	DQ5
3A_T	48	IO	IOB	AVST_DATA11	DIFF_IO_3A_T24p	No	C5	DQ23	DQ11	DQ5

Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	M16A	DQS for X4	DQS for X8/X9	DQS for X16/X18
3A_B	47	IO	IOB		DIFF_IO_3A_B1n	No	D8	DQ24	DQ12	DQ6
3A_B	46	IO	IOB		DIFF_IO_3A_B1p	No	D7	DQ24	DQ12	DQ6
3A_B	45	IO	IOB		DIFF_IO_3A_B2n	No	F7	DQ24	DQ12	DQ6
3A_B	44	IO	IOB		DIFF_IO_3A_B2p	No	E7	DQ24	DQ12	DQ6
3A_B	43	IO	IOB		DIFF_IO_3A_B3n	No	E10	DQSn24	DQ12	DQ6
3A_B	42	IO	IOB		DIFF_IO_3A_B3p	No	E9	DQSn24	DQ12	DQ6
3A_B	41	IO	IOB,PLL_3A_B_CLKOUT1n		DIFF_IO_3A_B4n	No	F11	DQSn25	DQSn12/CQn12	DQ6
3A_B	40	IO	IOB,PLL_3A_B_CLKOUT1p,PLL_3A_B_CLKOUT1,PLL_3A_B_FB1		DIFF_IO_3A_B4p	No	E11	DQSn25	DQSn12/CQ12	DQ6
3A_B	39	IO	IOB		DIFF_IO_3A_B5n	Yes	E15	DQ25	DQ12	DQ6
3A_B	38	IO	IOB,RZQ_B_3A		DIFF_IO_3A_B5p	Yes	E14	DQ25	DQ12	DQ6
3A_B	37	IO	IOB,CLK_B_3A_1n		DIFF_IO_3A_B6n	Yes	E12	DQ25	DQ12	DQ6
3A_B	36	IO	IOB,CLK_B_3A_1p		DIFF_IO_3A_B6p	Yes	F13	DQ25	DQ12	DQ6
3A_B	35	IO	IOB,CLK_B_3A_0n		DIFF_IO_3A_B7n	No	B6	DQ26	DQ13	DQ6
3A_B	34	IO	IOB,CLK_B_3A_0p		DIFF_IO_3A_B7p	No	A7	DQ26	DQ13	DQ6
3A_B	33	IO	IOB		DIFF_IO_3A_B8n	No	C6	DQ26	DQ13	DQ6
3A_B	32	IO	IOB		DIFF_IO_3A_B8p	No	C7	DQ26	DQ13	DQ6
3A_B	31	IO	IOB,PLL_3A_B_CLKOUT0n		DIFF_IO_3A_B9n	No	B4	DQSn26	DQ13	DQ6
3A_B	30	IO	IOB,PLL_3A_B_CLKOUT0p,PLL_3A_B_CLKOUT0,PLL_3A_B_FB0		DIFF_IO_3A_B9p	No	A4	DQSn26	DQ13	DQ6
3A_B	29	IO	IOB		DIFF_IO_3A_B10n	No	B5	DQSn27	DQSn13/CQn13	DQSn6/CQn6
3A_B	28	IO	IOB		DIFF_IO_3A_B10p	No	A6	DQSn27	DQSn13/CQ13	DQSn6/CQ6
3A_B	27	IO	IOB		DIFF_IO_3A_B11n	Yes	B3	DQ27	DQ13	DQ6
3A_B	26	IO	IOB		DIFF_IO_3A_B11p	Yes	C3	DQ27	DQ13	DQ6
3A_B	25	IO	IOB		DIFF_IO_3A_B12n	Yes	D3	DQ27	DQ13	DQ6
3A_B	24	IO	IOB		DIFF_IO_3A_B12p	Yes	C2	DQ27	DQ13	DQ6
3A_B	23	IO	IOB		DIFF_IO_3A_B13n	No	C13	DQ28	DQ14	DQ7
3A_B	22	IO	IOB		DIFF_IO_3A_B13p	No	D14	DQ28	DQ14	DQ7
3A_B	21	IO	IOB		DIFF_IO_3A_B14n	No	C15	DQ28	DQ14	DQ7
3A_B	20	IO	IOB		DIFF_IO_3A_B14p	No	D15	DQ28	DQ14	DQ7
3A_B	19	IO	IOB		DIFF_IO_3A_B15n	No	C12	DQSn28	DQ14	DQ7
3A_B	18	IO	IOB		DIFF_IO_3A_B15p	No	D13	DQSn28	DQ14	DQ7
3A_B	17	IO	IOB		DIFF_IO_3A_B16n	No	C11	DQSn29	DQSn14/CQn14	DQ7
3A_B	16	IO	IOB		DIFF_IO_3A_B16p	No	D12	DQSn29	DQSn14/CQ14	DQ7
3A_B	15	IO	IOB		DIFF_IO_3A_B17n	Yes	D9	DQ29	DQ14	DQ7
3A_B	14	IO	IOB		DIFF_IO_3A_B17p	Yes	C8	DQ29	DQ14	DQ7
3A_B	13	IO	IOB		DIFF_IO_3A_B18n	Yes	C10	DQ29	DQ14	DQ7
3A_B	12	IO	IOB		DIFF_IO_3A_B18p	Yes	D10	DQ29	DQ14	DQ7
3A_B	11	IO	IOB		DIFF_IO_3A_B19n	No	A13	DQ30	DQ15	DQ7
3A_B	10	IO	IOB		DIFF_IO_3A_B19p	No	B13	DQ30	DQ15	DQ7
3A_B	9	IO	IOB		DIFF_IO_3A_B20n	No	A14	DQ30	DQ15	DQ7
3A_B	8	IO	IOB		DIFF_IO_3A_B20p	No	B14	DQ30	DQ15	DQ7
3A_B	7	IO	IOB		DIFF_IO_3A_B21n	No	A12	DQSn30	DQ15	DQ7
3A_B	6	IO	IOB		DIFF_IO_3A_B21p	No	B11	DQSn30	DQ15	DQ7
3A_B	5	IO	IOB		DIFF_IO_3A_B22n	No	A11	DQSn31	DQSn15/CQn15	DQSn7/CQn7
3A_B	4	IO	IOB		DIFF_IO_3A_B22p	No	B10	DQSn31	DQSn15/CQ15	DQSn7/CQ7
3A_B	3	IO	IOB		DIFF_IO_3A_B23n	Yes	B8	DQ31	DQ15	DQ7
3A_B	2	IO	IOB		DIFF_IO_3A_B23p	Yes	A8	DQ31	DQ15	DQ7
3A_B	1	IO	IOB		DIFF_IO_3A_B24n	Yes	B9	DQ31	DQ15	DQ7
3A_B	0	IO	IOB		DIFF_IO_3A_B24p	Yes	A9	DQ31	DQ15	DQ7
5A		IO	HVIO_5A_1, TXCLK1, Data_Ctrl1				AJ24			
5A		IO	HVIO_5A_2, TXCLK2, Data_Ctrl2				AJ23			
5A		IO	HVIO_5A_3, TXCLK3, Data_Ctrl3				AH21			
5A		IO	HVIO_5A_4, TXCLK4, Data_Ctrl4				AJ19			
5A		IO	HVIO_5A_5, PIN_PERST_N_CVP_L1A_0, TXCLK5, Data_Ctrl5				AH23			
5A		IO	HVIO_5A_6, TXCLK6, Data_Ctrl6				AH22			
5A		IO	HVIO_5A_7, TXCLK7, Data_Ctrl7				AG23			
5A		IO	HVIO_5A_8, TXCLK8, Data_Ctrl8				AH20			
5A		IO	HVIO_5A_9, PLLREFCLK1, TXCLK9, RXCLK1, Data_Ctrl9				AJ22			
5A		IO	HVIO_5A_10, PLLREFCLK2, TXCLK10, RXCLK2, Data_Ctrl10				AJ20			
5A		IO	HVIO_5A_11, SOURCE_SYNC_CLK1, TXCLK11, RXCLK3, Data_Ctrl11				AH18			

Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	M16A	DQS for X4	DQS for X8/X9	DQS for X16/X18
5A		IO	HVIO_5A_12,SOURCE_SYNC_CLK2,TXCLK12,RXCLK4,Data_Ctrl12				AG21			
5A		IO	HVIO_5A_13,TXCLK13,Data_Ctrl13				AF24			
5A		IO	HVIO_5A_14,TXCLK14,Data_Ctrl14				AG24			
5A		IO	HVIO_5A_15,TXCLK15,Data_Ctrl15				AF23			
5A		IO	HVIO_5A_16,TXCLK16,Data_Ctrl16				AG20			
5A		IO	HVIO_5A_17,TXCLK17,Data_Ctrl17				AG19			
5A		IO	HVIO_5A_18,TXCLK18,Data_Ctrl18				AF22			
5A		IO	HVIO_5A_19,TXCLK19,Data_Ctrl19				AF19			
5A		IO	HVIO_5A_20,TXCLK20,Data_Ctrl20				AF21			
5B		IO	HVIO_5B_1,SYSPLLREFCLK_L1A_0,TXCLK1,Data_Ctrl1				AK24			
5B		IO	HVIO_5B_2,SYSPLLREFCLK_L1A_1,TXCLK2,Data_Ctrl2				AH26			
5B		IO	HVIO_5B_3,TXCLK3,Data_Ctrl3				AJ25			
5B		IO	HVIO_5B_4,TXCLK4,Data_Ctrl4				AH25			
5B		IO	HVIO_5B_5,PIN_PERST_N_CVP_L1A_1,TXCLK5,Data_Ctrl5				AG26			
5B		IO	HVIO_5B_6,TXCLK6,Data_Ctrl6				AE25			
5B		IO	HVIO_5B_7,TXCLK7,Data_Ctrl7				AK25			
5B		IO	HVIO_5B_8,TXCLK8,Data_Ctrl8				AF26			
5B		IO	HVIO_5B_9,PLLREFCLK1,TXCLK9,RXCLK1,Data_Ctrl9				AJ27			
5B		IO	HVIO_5B_10,PLLREFCLK2,TXCLK10,RXCLK2,Data_Ctrl10				AH27			
5B		IO	HVIO_5B_11,SOURCE_SYNC_CLK1,TXCLK11,RXCLK3,Data_Ctrl11				AK19			
5B		IO	HVIO_5B_12,SOURCE_SYNC_CLK2,TXCLK12,RXCLK4,Data_Ctrl12				AK22			
5B		IO	HVIO_5B_13,TXCLK13,Data_Ctrl13				AJ29			
5B		IO	HVIO_5B_14,TXCLK14,Data_Ctrl14				AK26			
5B		IO	HVIO_5B_15,TXCLK15,Data_Ctrl15				AH28			
5B		IO	HVIO_5B_16,TXCLK16,Data_Ctrl16				AK20			
5B		IO	HVIO_5B_17,TXCLK17,Data_Ctrl17				AF27			
5B		IO	HVIO_5B_18,TXCLK18,Data_Ctrl18				AJ28			
5B		IO	HVIO_5B_19,TXCLK19,Data_Ctrl19				AK21			
5B		IO	HVIO_5B_20,TXCLK20,Data_Ctrl20				AK27			
1A		GTSL1A_RX_CH0p					K30			
1A		GTSL1A_RX_CH0n					K29			
1A		GTSL1A_RX_CH1p					H30			
1A		GTSL1A_RX_CH1n					H29			
1A		GTSL1A_RX_CH2p					F30			
1A		GTSL1A_RX_CH2n					F29			
1A		GTSL1A_RX_CH3p					D30			
1A		GTSL1A_RX_CH3n					D29			
1A		GTSL1A_TX_CH0p					P30			
1A		GTSL1A_TX_CH0n					P29			
1A		GTSL1A_TX_CH1p					M29			
1A		GTSL1A_TX_CH1n					M28			
1A		GTSL1A_TX_CH2p					K27			
1A		GTSL1A_TX_CH2n					J27			
1A		GTSL1A_TX_CH3p					G27			
1A		GTSL1A_TX_CH3n					F27			
1A		REFCLK_GTSL1A_CH1p					M24			
1A		REFCLK_GTSL1A_CH1n					M25			
1A		CDRCLKOUT_GTSL1A_CH2p					K24			
1A		CDRCLKOUT_GTSL1A_CH2n					K25			
1A		REFCLK_GTSL1A_RX_P					P25			
1A		REFCLK_GTSL1A_RX_N					P24			
		GND					AH15			
		GND					AH13			
		GND					AJ13			
		GND					AC18			
		GND					L18			
		GND					K19			
		GND					K17			
		GND					J18			



Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	M16A	DQS for X4	DQS for X8/X9	DQS for X16/X18
		GND					J16			
		GND					H17			
		GND					H15			
		GND					F15			
		GND					G22			
		GND					F21			
		GND					F19			
		GND					G18			
		GND					G16			
		GND					F17			
		GND					H21			
		GND					G20			
		GND					J20			
		GND					J22			
		GND					J21			
		GND					H19			
		GND					Y9			
		GND					Y8			
		GND					Y3			
		GND					Y28			
		GND					Y26			
		GND					Y23			
		GND					Y21			
		GND					Y20			
		GND					Y19			
		GND					Y18			
		GND					Y16			
		GND					Y14			
		GND					Y12			
		GND					W9			
		GND					W8			
		GND					W6			
		GND					W30			
		GND					W29			
		GND					W28			
		GND					W27			
		GND					W26			
		GND					W25			
		GND					W24			
		GND					W23			
		GND					W21			
		GND					W19			
		GND					W17			
		GND					W15			
		GND					W13			
		GND					W11			
		GND					W1			
		GND					V9			
		GND					V8			
		GND					V4			
		GND					V30			
		GND					V27			
		GND					V26			
		GND					V23			
		GND					V21			
		GND					V19			
		GND					V18			
		GND					V16			
		GND					V14			



Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	M16A	DQS for X4	DQS for X8/X9	DQS for X16/X18
		GND					V12			
		GND					U9			
		GND					U7			
		GND					U30			
		GND					U29			
		GND					U28			
		GND					U27			
		GND					U26			
		GND					U25			
		GND					U24			
		GND					U23			
		GND					U21			
		GND					U2			
		GND					U19			
		GND					U17			
		GND					U15			
		GND					U13			
		GND					U11			
		GND					U10			
		GND					T8			
		GND					T5			
		GND					T28			
		GND					T26			
		GND					T23			
		GND					T21			
		GND					T19			
		GND					T18			
		GND					T16			
		GND					T14			
		GND					T12			
		GND					T10			
		GND					R9			
		GND					R30			
		GND					R3			
		GND					R29			
		GND					R28			
		GND					R26			
		GND					R25			
		GND					R24			
		GND					R23			
		GND					R21			
		GND					R19			
		GND					R17			
		GND					R15			
		GND					R13			
		GND					R11			
		GND					P8			
		GND					P6			
		GND					P28			
		GND					P26			
		GND					P23			
		GND					P21			
		GND					P19			
		GND					P18			
		GND					P16			
		GND					P14			
		GND					P12			
		GND					P10			
		GND					P1			



Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	M16A	DQS for X4	DQS for X8/X9	DQS for X16/X18
		GND					N9			
		GND					N4			
		GND					N30			
		GND					N29			
		GND					N28			
		GND					N27			
		GND					N26			
		GND					N25			
		GND					N24			
		GND					N23			
		GND					N21			
		GND					N19			
		GND					N17			
		GND					N15			
		GND					N13			
		GND					N11			
		GND					M8			
		GND					M7			
		GND					M30			
		GND					M27			
		GND					M26			
		GND					M23			
		GND					M21			
		GND					M2			
		GND					M19			
		GND					M18			
		GND					M16			
		GND					M14			
		GND					M12			
		GND					M10			
		GND					L9			
		GND					L5			
		GND					L30			
		GND					L29			
		GND					L28			
		GND					L27			
		GND					L26			
		GND					L25			
		GND					L24			
		GND					L23			
		GND					L21			
		GND					L19			
		GND					L17			
		GND					L15			
		GND					L13			
		GND					L11			
		GND					K8			
		GND					K3			
		GND					K28			
		GND					K26			
		GND					K23			
		GND					K22			
		GND					K21			
		GND					K20			
		GND					K18			
		GND					K16			
		GND					K14			
		GND					K12			
		GND					K10			



Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	M16A	DQS for X4	DQS for X8/X9	DQS for X16/X18
		GND					J9			
		GND					J6			
		GND					J30			
		GND					J29			
		GND					J28			
		GND					J26			
		GND					J25			
		GND					J24			
		GND					J23			
		GND					J19			
		GND					J17			
		GND					J15			
		GND					J13			
		GND					J11			
		GND					J1			
		GND					H8			
		GND					H4			
		GND					H28			
		GND					H27			
		GND					H26			
		GND					H23			
		GND					H22			
		GND					H20			
		GND					H18			
		GND					H16			
		GND					H14			
		GND					H12			
		GND					H10			
		GND					G9			
		GND					G7			
		GND					G30			
		GND					G29			
		GND					G28			
		GND					G26			
		GND					G25			
		GND					G24			
		GND					G23			
		GND					G21			
		GND					G2			
		GND					G19			
		GND					G17			
		GND					G15			
		GND					G13			
		GND					G11			
		GND					F8			
		GND					F5			
		GND					F28			
		GND					F26			
		GND					F25			
		GND					F22			
		GND					F20			
		GND					F18			
		GND					F16			
		GND					F14			
		GND					F12			
		GND					F10			
		GND					E8			
		GND					E30			
		GND					E3			



Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	M16A	DQS for X4	DQS for X8/X9	DQS for X16/X18
		GND					E29			
		GND					E28			
		GND					E27			
		GND					E26			
		GND					E23			
		GND					E18			
		GND					E13			
		GND					D6			
		GND					D28			
		GND					D26			
		GND					D21			
		GND					D16			
		GND					D11			
		GND					D1			
		GND					C9			
		GND					C4			
		GND					C30			
		GND					C29			
		GND					C28			
		GND					C24			
		GND					C19			
		GND					C14			
		GND					C1			
		GND					B7			
		GND					B30			
		GND					B27			
		GND					B22			
		GND					B2			
		GND					B17			
		GND					B12			
		GND					B1			
		GND					AK8			
		GND					AK3			
		GND					AK29			
		GND					AK28			
		GND					AK23			
		GND					AK2			
		GND					AK18			
		GND					AK13			
		GND					AJ6			
		GND					AJ30			
		GND					AJ26			
		GND					AJ21			
		GND					AJ16			
		GND					AJ11			
		GND					AJ1			
		GND					AH9			
		GND					AH4			
		GND					AH30			
		GND					AH29			
		GND					AH24			
		GND					AH19			
		GND					AH14			
		GND					AH1			
		GND					AG7			
		GND					AG30			
		GND					AG29			
		GND					AG28			
		GND					AG27			



Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	M16A	DQS for X4	DQS for X8/X9	DQS for X16/X18
		GND					AG25			
		GND					AG22			
		GND					AG2			
		GND					AG17			
		GND					AG12			
		GND					AF5			
		GND					AF28			
		GND					AF25			
		GND					AF20			
		GND					AF15			
		GND					AF10			
		GND					AE9			
		GND					AE8			
		GND					AE30			
		GND					AE3			
		GND					AE29			
		GND					AE28			
		GND					AE27			
		GND					AE26			
		GND					AE24			
		GND					AE22			
		GND					AE19			
		GND					AE15			
		GND					AE13			
		GND					AE11			
		GND					AD8			
		GND					AD6			
		GND					AD28			
		GND					AD26			
		GND					AD25			
		GND					AD23			
		GND					AD21			
		GND					AD20			
		GND					AD18			
		GND					AD16			
		GND					AD14			
		GND					AD12			
		GND					AD10			
		GND					AD1			
		GND					AC9			
		GND					AC4			
		GND					AC30			
		GND					AC29			
		GND					AC28			
		GND					AC26			
		GND					AC24			
		GND					AC22			
		GND					AC19			
		GND					AC17			
		GND					AC15			
		GND					AC13			
		GND					AC11			
		GND					AB8			
		GND					AB7			
		GND					AB28			
		GND					AB27			
		GND					AB26			
		GND					AB25			
		GND					AB23			



Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	M16A	DQS for X4	DQS for X8/X9	DQS for X16/X18
		GND					AB22			
		GND					AB20			
		GND					AB2			
		GND					AB18			
		GND					AB16			
		GND					AB14			
		GND					AB12			
		GND					AB10			
		GND					AA9			
		GND					AA5			
		GND					AA30			
		GND					AA29			
		GND					AA28			
		GND					AA26			
		GND					AA25			
		GND					AA24			
		GND					AA23			
		GND					AA22			
		GND					AA21			
		GND					AA19			
		GND					AA17			
		GND					AA15			
		GND					AA13			
		GND					AA11			
		GND					A5			
		GND					A3			
		GND					A29			
		GND					A28			
		GND					A25			
		GND					A20			
		GND					A2			
		GND					A15			
		GND					A10			
		GNDSENSE					U16			
		VCC					W18			
		VCC					W16			
		VCC					W14			
		VCC					W12			
		VCC					V15			
		VCC					V13			
		VCC					V11			
		VCC					U18			
		VCC					U14			
		VCC					U12			
		VCC					T17			
		VCC					T15			
		VCC					T13			
		VCC					T11			
		VCC					R16			
		VCC					R14			
		VCC					R12			
		VCC					R10			
		VCC					P15			
		VCC					P13			
		VCC					P11			
		VCC					N16			
		VCC					N14			
		VCC					N12			
		VCC					N10			



Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	M16A	DQS for X4	DQS for X8/X9	DQS for X16/X18
		VCC					M17			
		VCC					M15			
		VCC					M13			
		VCC					M11			
		VCC					L16			
		VCC					L14			
		VCC					L12			
		VCCPT					Y13			
		VCCPT					Y11			
		VCCPT					M9			
		VCCPT					L10			
		VCCPT_HVIO					AE23			
		VCCPT_HVIO					AD24			
		VCCPT_HVIO					AB9			
		VCCPT_HVIO					AA8			
		VCCPT_HVIO					T9			
		VCCPT_HVIO					R8			
		VCCPT_HVIO					P9			
		VCCPT_HVIO					N8			
		VCCPT_HVIO					J8			
		VCCPT_HVIO					H9			
		DNU					AJ18			
		DNU					AJ17			
		DNU					AJ12			
		DNU					AK11			
		DNU					E24			
		DNU					E25			
		DNU					AE12			
		DNU					G10			
		DNU					AC23			
		DNU					AC8			
		DNU					K9			
		DNU					U8			
		DNU					L8			
		DNU					R27			
		DNU					AB24			
		DNU					AC10			
		DNU					G8			
		DNU					AC25			
		DNU					AD9			
		DNU					F9			
		VCCIO_HVIO_5A					AE21			
		VCCIO_HVIO_5A					AD22			
		VCCIO_HVIO_5B					AC21			
		VCCIO_HVIO_5B					AB21			
		VCCIO_PIO_2A_B					AD13			
		VCCIO_PIO_2A_B					AC14			
		VCCIO_PIO_2A_T					AD11			
		VCCIO_PIO_2A_T					AC12			
		VCCIO_PIO_3A_B					H13			
		VCCIO_PIO_3A_B					G14			
		VCCIO_PIO_3A_T					H11			
		VCCIO_PIO_3A_T					G12			
		VCCIO_PIO_SDM					AD19			
		VCCIO_SDM					AD15			
		NC					B29			
		NC					A27			
		NC					C27			
		NC					F24			



Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	M16A	DQS for X4	DQS for X8/X9	DQS for X16/X18
		NC					B28			
		NC					F23			
		NC					D27			
		NC					E22			
		NC					C26			
		NC					D22			
		NC					A23			
		NC					A26			
		NC					D25			
		NC					B26			
		NC					B25			
		NC					E17			
		NC					A16			
		NC					E16			
		NC					D24			
		NC					E21			
		NC					B23			
		NC					D20			
		NC					B24			
		NC					A24			
		NC					D23			
		NC					C25			
		NC					A18			
		NC					C20			
		NC					A17			
		NC					C21			
		NC					C23			
		NC					E20			
		NC					C22			
		NC					D19			
		NC					B21			
		NC					A22			
		NC					B16			
		NC					B18			
		NC					E19			
		NC					B20			
		NC					C18			
		NC					A21			
		NC					D17			
		NC					A19			
		NC					D18			
		NC					B19			
		NC					C17			
		NC					C16			
		NC					Y30			
		NC					Y29			
		NC					Y27			
		NC					Y25			
		NC					Y24			
		NC					Y22			
		NC					Y10			
		NC					W22			
		NC					W10			
		NC					V29			
		NC					V28			
		NC					V25			
		NC					V24			
		NC					V22			
		NC					V10			



Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	M16A	DQS for X4	DQS for X8/X9	DQS for X16/X18
		NC					U22			
		NC					T30			
		NC					T29			
		NC					T27			
		NC					T22			
		NC					B15			
		NC					AJ2			
		NC					AH8			
		NC					AH7			
		NC					AG8			
		NC					AG18			
		NC					AF8			
		NC					AF30			
		NC					AF29			
		NC					AF18			
		NC					AE18			
		NC					AE14			
		NC					AD30			
		NC					AD29			
		NC					AD27			
		NC					AC27			
		NC					AB30			
		NC					AB29			
		NC					AA27			
		VCCRCORE					R18			
		VCCRCORE					P17			
		VCCRCORE					N18			
		VCCADC					AB19			
		VCCEHT_GTSL1A					R22			
		VCCEHT_GTSL1A					P22			
		VCCERT_GTSL1A					N22			
		VCCERT_GTSL1A					M22			
		VCCERT_GTSL1A					L22			
		VCCFUSEWR_SDM					AA20			
		VCCH_SDM					AC20			
		VCCLSENSE					V17			
		VCCL_ADC_SDM					AD17			
		VCCL_SDM					Y17			
		VCCL_SDM					Y15			
		VCCL_SDM					AA18			
		VCCL_SDM					AA16			
		VCCP					AB15			
		VCCP					AB13			
		VCCP					AB11			
		VCCP					AA14			
		VCCP					AA12			
		VCCP					AA10			
		VCCP					K15			
		VCCP					K13			
		VCCP					K11			
		VCCP					J14			
		VCCP					J12			
		VCCP					J10			
		VCCPLLDIG_SDM					AC16			
		VCCPLL_SDM					AB17			
		VCC_HSSI_L1					W20			
		VCC_HSSI_L1					V20			
		VCC_HSSI_L1					U20			
		VCC_HSSI_L1					T20			



Bank Number	Index within I/O Bank	Pin Name/Function	Optional Function(s)	Configuration Function	Dedicated Tx/Rx Channel SERDES	Soft CDR Support	M16A	DQS for X4	DQS for X8/X9	DQS for X16/X18
		VCC_HSSI_L1					R20			
		VCC_HSSI_L1					P20			
		VCC_HSSI_L1					N20			
		VCC_HSSI_L1					M20			
		VCC_HSSI_L1					L20			
		VCC_IO_SDM					AE20			
		APROBE2_GTSL1A					H25			
		APROBE_GTSL1A_CH2					P27			
		APROBE_GTSL1A_CH3					H24			
		RCOMP_GTSL1A_N					T24			
		RCOMP_GTSL1A_P					T25			

Date	Version	Revision History for B18A Package
April 2025	2025-04-07	Initial release.
June 2025	2025-06-13	Updated soft CDR support column: -Added CDR support on pin index 0, 1, 12, 13, 24, 25, 36, and 37. -Removed CDR support on pin index 10, 11, 22, 23, 34, 35, 46, and 47.
August 2025	2025-08-04	Enabled the DQ/DQS function pins.

Date	Version	Revision History for B23C Package
September 2025	2025-09-29	Initial release.

Date	Version	Revision History for M16A Package
April 2025	2025-04-07	Initial release.
June 2025	2025-06-13	Updated soft CDR support column: -Added CDR support on pin index 0, 1, 12, 13, 24, 25, 36, and 37. -Removed CDR support on pin index 10, 11, 22, 23, 34, 35, 46, and 47.

(1) For more information about pin definition and pin connection guidelines, refer to the

[Pin Connection Guidelines: Agilex™ 3 FPGAs and SoCs](#)

(2) To obtain a Comma Delimited (CSV) file using Excel - From the active tab, select "Save As" in the FILE menu and then select CSV (*.csv) format and SAVE.

CSV File may be viewed in a TEXT editor or in Excel.