

VLSI System Testing, F24


Jiun-Lang Huang & Yi-Shing Chang


GIEE/ICDA, National Taiwan University







| Lecture Hours | Friday, 2:20 PM - 5:10 PM |
|-----------------|---|
| Classroom | MK-117 |
| Instructor | Jiun-Lang Huang(黄俊郎) / BL-623 / j <u>lhuang@ntu.edu.tw</u> |
| | Yi-Shing Chang (張益興) / <u>yishingc@ntu.edu.tw</u> |
| TA | Kuan-Ming Liu(劉冠明) / (<u>r12943167@ntu.edu.tw</u>) |
| | Chia-Cheng Wu(吳佳政) / (r13943070@ntu.edu.tw) |
| Textbook | * "VLSI Test Principles and Architectures" |
| | LT. Wang, CW. Wu, and X. Wen |
| | Morgan Kaufmann Publishers, 2006 |
| Reference books | * "Essentials of Electronic Testing" |
| | Michael L. Bushnell, Vishwani D. Agrawal |
| | Kluwer Academic Publishers, 2002 |
| | * "High Performance Memory Testing" |
| | R. Dean Adams |
| | Kluwer Academic Publishers, 2003 |
| | * "An Introduction to Mixed-Signal IC Test and Measurement" |
| | M. Burns and G. W. Roberts |
| | Oxford University Press, 2001 |
| | Morgan Kaufmann Publishers |









VLSI System Testing

Jiun-Lang Huang, GIEE/ICDA, NTU

Syllabus

basics

- a crash course
- fault modeling
- design-for-testbuilt-in-self-test

domain/
application
specific

memory, AMS, interconnect

low power

test compression

- scan/memory diagnosis
- test program and binning
- adaptive testing
- SCA vulnerability

advanced topics

