Saaif Ahmed 661925946 10/7/19 ahmeds/

## (clo HWA5

6.21:

What is wrong with cirait is that ENL is thed to both enable pint of the 74x/39, This is a problem because both will either be on or off instead of one off and one on. This could result in floating values or even shorts. To fix this, add a NOT gate before ENL reades one of the 74 y/39. This will ensure that one is on and one is off.

5.50: Truth Table															
	00	0	De	0	, Py	Ds.	$\mathbb{D}^e$	$, \rho_7$	RO	Da.		A.	B		Po
designation or the	1 \	0	6	103	0	0	G	) 0	0	0	4	0	0	0	O
A	0	١	0	0	0	0	0	0	0	0	13	0	0	0	1
	0	0	0	0	0	6	O	0	0	0	19	0	0)	1	0
- and a second	0	0	0	11	0	Ò	0	0	a	0	7	0	0		1
-	0	0	0	0	111	0	9	0	0	9	9	0	1	0	0
-	0	0	0	0	0		9		0	σ	91	0	1	0	
-	0	0	0	0	0	0		0	U	0	7	9	1		0
	0	0	0	0	0	O	0		0	0	7	0	1	1	
	0	0	0	0	0	9	0	0	1	9	21			16	)
-	0	191	0.	0	0	0	0	0	U		7				(
	The state of the s		·			•					1		**		

matter for BCD

E.50 (continued): I will input this truth table into Espresso to simplify it.

A= 00 0, 02 03 04 05 06 07 08 09 + 00 0, 02 03 04 08 06 07 04 09

B= (00+01+02+03+04+02+06+07+08+04).

C= (00+01+02+03+04+02+06+07+08+04).

C= (00+01+02+03+04+02+06+07+08+04).

(00+01+02+03+04+02+06+07+08+04).

(00+01+02+03+04+02+06+07+08+04).

(00+01+02+03+04+02+06+07+08+04).


(00+01+02+03+04+02+06+07+08+04).


(00+01+02+03+04+02+06+07+08+04).

(00+01+02+03+04+02+06+07+08+04).

the following property and the second of the

Circuit





A is most significant

D is least stanificant

order of stanificance is

Cyreatest to least)

APR 7 (70)


```
#hw 4 Problem 6.5 input
.i 10
.04
10000000000 0000
0100000000 0001
0010000000 0010
0001000000 0011
0000100000 0100
0000010000 0101
0000001000 0110
00000000100 0111
00000000010 1110
00000000001 1111
```

```
#hw 4 Problem 6.5 output
.i 10
.0 4
.p 9
01000000000 0001
00000000010 1110
0000100000 0100
0010000000 0010
0001000000 0011
0000010000 0101
00000000001 1111
0000001000 0110
00000000100 0111
. e
```

## HW #5 Re Sub

6.21: In addition to what I mentioned before, I failed to mention what can happen if both chips are enabled. It more than I bit is allowed on the parity line problems can occur. If a 0 and I is output to the line there will be a short and the parity line will be floating instead of being at a logic level. The rolution is the same, Add a NOT gate before one of the Enable pins to ensure that there isn't a bus contention.

Developed off the truth table I drew I beneated have realized that each bit is based aff distinct I or a values rather than a lagic combination of 10 bits. A is only HIGH when Dg and Da are HIGH, so and so forth, from that you can design this ciruit:



6.51: In addition to my drawing that from before I forget to mention that the inputs are Active LOW and the outputs are Active HIGH

Inputs: Active \_ LOW
Output: Active \_ High