(ob HWA7

7.4: Intervals are 10ns	7.5: Intervals are lons. Interval 7: 0 0
3: 10	3: 1/0 4: 0/0
	7: 0 1
(0, 0)	(a: 0 0 0 (c) (d) (d) (d) (d) (d) (d) (d) (d) (d) (d
(2: 0 0 (3: 0 1	(2: 0 0 (3: 0 0
15: 0/1 Q	15: 0 0 Q

7.41:0 Dog Dog Que a This section is the same.

NAND Truth table

0 0 1

1 1

1 6 1

D is mostly inverted by the NAND gate and the scenario of is not is irrelevant overall. This design is better because it some a NOT gate which somes on large scale manufacturing on wives and space.

D Latch Truth Table CDQQ 1 0 0 1 1 1 0 0 1 X last 1 last Q Trath Table for Above DIT A Datch
This matches the Datch
truth table. I helieve it is an Statute where It atch where the out part 13 a as the output a matches B. A seems to be an enable input.

The state of the s

