

Sagif Ahmed ahmeds 7 Section 3 (a(a HM 8 TXOR bate 7.6: 7.10: I don't think it is possible. You'd have to after the metastability states with layer yates external to the dealer Loyic gates feel to fail in that regard.

10/28/19

7.11 ? The Jand R together 8.13: It can't multiples of I up to the given HW#8 resub



At I had the correct idea I just mened up the pin labely.



\* I should have realized that the publishments

should have matched a J-t flop flop.

I see now that a relates with J and Q relates to K in order to create the desired flip Plop.

7.10: In addition to what I said already I forgot to mention that the flip flop fragers on an edge which a logic gate connot perform Combinetimelly.

Bet3: Up states the up or down (country, Loads occur

also at the occos, 1111 care. Analyze from 1000-1111.

8,9,10,11,12,13,19,15,7,6,5,4,3,2,1,0. So it storts from

8 counts up to 1111 then loads in 7 and counts down, then

it cycles. Which means it we observe three bits it ques 0,1,2,3,4,5,6,6,7,7,6,5,4,3,2,1,0, 2+ wants up to 7 then counts down from 7.