## AN 13

1) 1) 1: fetch instruction 2: Decode mistration Cold mem conditions? to Accumulator 3: Fetch ADD operand, Fetch address, Fetch Accumulator 4: Executes ADD address to Accumulator 5: Increment counter, return to step 2:

17) L: Fethe instruction 2: Decode (Store Accumulator to mem coodiners 3: Fetch STORE operand Fetch Accumulator, Fetch address. 4: Execute, Store the Accumulator mem coodiners. 5: Increment counter, return to step 2:

2) It should have 32 bits. 1600 14 of there bits would be operations on mitmethans the ill rest would be the Output rarls, They would be weighted briary values. This computer could hold 214 different instructions.

3) I will list what is missing from each section

Instruction. Machine (ude

LDAA
LDAA
ADDA
CI
ADDA
OR
CI
CI
CI
CI
ADDASTAA
CI
SA

HW # 13 Resub

Dix Instruction Fetch!

PC-> MAR

Ne werry Read

MBR -> IR

IF IRLOP (ode = = ADD\_FROM\_MEMORY THEN

3: O perand Gather IR < add > MAR Memory Read

4. Enstruction Execution 5: Fingh Memory >> ALV B PC+1->PC ALV ADD ALV SUM->AC

1) B)

2: Instruction Fetch

PC -> MAR

MEMORY Read

MBR -> IR

2: Enstruction Recode? IF IR LOP CODET == STORE\_ TO\_MEMORY THEN

3: Operand Fetch:  IFIR OPTONION MAR	
4. Instruction Execution AC-> MBR Me many Write	bcH -> bc
The number of bits should be the source as the memory within wise. The within 18 bits so it should be 18 bits. It hould be has 16th addresses which is 2th meaning 14 hits were used: 4 bits are left for mitractions. Which weeks 24 or 18 instructions!	
3) has my machine code	tab 4 portan
B 6 B B B B B B B B B B B B B B B B B B	