

HW # 13

i) i) 1: fetch instruction 2: Decode instruction (Add mem
address to Accumulator) 3: Fetch ADD operand, Fetch
address, Fetch Accumulator 4: Execute, ADD address
to Accumulator 5: Increment counter, return to step 2:

ii) 1: fetch instruction 2: Decode (Store Accumulator
to mem address) 3: Fetch STORE operand, Fetch
Accumulator, Fetch address. 4: Execute, Store the Accumulator
in the mem address. 5: Increment counter, return to step 2:

2) It should have 32 bits. ~~16~~ 14 of these
bits would be operations on instructions. The 18 rest would
be the output vals. They would be weighted binary
values. This computer could hold 2^{14} different
instructions.

3) I will list what is missing from each section
going top \rightarrow down.

Instruction.

~~Machine~~ Machine Code

LDA
LDA
ADA
ADA
~~STA~~
HALT

C1
0A
C1
0B
C1
3F

HW #13 Resub

1) A)
2: Instruction Fetch:

PC \rightarrow MAR

Memory Read

MBR \rightarrow IR

2: Decode

IF IR <op Code> == ADD_FROM_MEMORY

THEN

3: Operand Gather

IR <addr> \rightarrow MAR

Memory Read

4. Instruction Execution

Memory \rightarrow ALU B

AC \rightarrow ALU A

ALU ADD

ALU Sum \rightarrow AC

5: Finish

PC+1 \rightarrow PC

1) B)

2: Instruction Fetch

PC \rightarrow MAR

Memory Read

MBR \rightarrow IR

2: Instruction Decode:

IF IR <op Code> == STORE_TO_MEMORY

THEN

3: Operand Fetch =

~~IF \rightarrow OP Code \rightarrow STORE~~

IF \langle addr $\rangle \rightarrow$ MAR

4: Instruction Execution

AC \rightarrow MBR

Memory Write

5: Update keeping

PC \rightarrow PC

2) The number of bits should be the same as the memory width. The width is 18 bits so it should be 18 bits. ~~2¹⁶~~ has 16K addresses which is 2^{14} meaning 14 bits were used. 4 bits are left for instructions which means 2^4 or 16 instructions.

3) Missing machine code top to bottom

B6

B6

AA

DD

FF

00