

Saif Ahmed
661925946

10/21/14
ahmeds7


Colo HW #7

7.4: Intervals are 10 ns

Interval 1:	0	0
2:	1	0
3:	1	0
4:	1	0
5:	1	0
6:	1	0
7:	1	0
8:	1	0
9:	0	1
10:	0	1
11:	0	0
12:	0	0
13:	0	1
14:	0	1
15:	0	1
	Q	\bar{Q}

7.5: Intervals are 10 ns

Interval 1:	0	0
2:	1	0
3:	1	0
4:	0	0
5:	0	1
6:	0	1
7:	0	1
8:	0	1
9:	0	0
10:	0	0
11:	0	0
12:	0	0
13:	0	0
14:	0	0
15:	0	0
	Q	\bar{Q}




This section is the same.

NAND Truth Table

D	C	Z
0	0	1
0	1	1
1	0	1
1	1	0

D is mostly inverted by the NAND gate and the scenario if it is not is irrelevant overall. This design is better because it saves a NOT gate which saves on large scale manufacturing on wires and space.

4.



D Latch Truth Table

C	D	Q	\bar{Q}
1	0	0	1
1	1	1	0
0	X	last Q	last \bar{Q}

Truth Table for Above

D	J	K	Q
0	0	1	0
1	1	0	1


→ This matches the D latch truth table.

5.


A	B	C	D	Q
0	0	0	0	0
0	1	1	0	0
1	0	1	1	1
1	1	1	0	0

I believe it is an ~~SR latch~~ where JK latch where the output is Q as the output Q matches B. A seems to be an enable input.

HW #7 Re-sub



* I didn't realize what the original question was asking so I drew a truth table. I realize now how signals actually ~~are~~ affect the circuit with delay and labeled how some elements interact.



* Same reason as before, I think the outputs oscillate because both the set and reset fall at the same time and there is equal delay on the chips.