

Name - AKASH KUMAR SAHU

ID - 2019KUEC2021

Subject - VLSI

Date - 04/12/21

Sign - AkshQ1 Given  $V_{T0} = 0.6V$ 

$$\gamma = 0.7V^{1/2}$$

$$K' = 20\mu A/V^2$$

$$L = 0.04\mu m$$

$$2\phi_F = 0.6$$

(1) aspect ratio = ?

$$V_G = 2.7$$

$$V_{GS} = 1.8V$$

$$V_D = 5V$$

$$V_{DS} = 4.1V$$

$$\phi_S = 0.3$$

$$I_D = 0.22mA$$

$$\text{aspect ratio} = \frac{W}{L}$$

$$V_{GS} - V_T = 1.8 - 0.69$$

$$\begin{aligned} \therefore V_T &= V_{T0} + \gamma \left( \sqrt{1.8 - V_{DS}} + \sqrt{0.6} - \sqrt{0.6} \right) \\ &= 0.6 + 0.7 \left( \sqrt{1.8 - 4.1} - \sqrt{0.6} \right) \end{aligned}$$

$$V_T = 0.6 + 0.7 \left( \sqrt{1.5} - \sqrt{0.6} \right)$$

$$= 0.6 + 0.7 (1.22 - 0.77)$$

$$= 0.67 = 0.69$$

$$V_T = 0.65V$$

$$V_{DS} = 4.1 > 1.2$$

So  $T_D$  is in saturation mode

$$I_D = \frac{k'}{2} \frac{W}{L} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$$

$$\begin{aligned} \frac{W}{L} &= \frac{2 \cdot I_D}{k' (V_{GS} - V_T)^2 (1 + \lambda V_{DS})} \\ &= \frac{2 \times 0.22 \times 10^{-3}}{20 \times 10^{-6} (1.2)^2 (1 + 0.04 \times 4.1)} \\ &= \frac{0.44 \times 10^{-3}}{33.5 \times 10^{-6}} \\ &= 0.0131 \times 10^3 \\ &= 13.1 \approx 17.46 \end{aligned}$$

$$(6) \therefore V_G = 5V \quad V_D = 3.0 \quad V_S = 1.0$$

$$V_B = 0$$

$$I_D = ?$$

$$\begin{aligned} V_T &= 0.6 + 0.9 \sqrt{0.6 + 1.0} = \sqrt{0.6} \\ &= 0.6 + 0.9 (1.5 - 0.5) \\ &= 1.1 \end{aligned}$$

$$= 0.8$$

$$V_T = 0.8$$

$$V_{DS} = 1.2 > (3.2 - 0.8)$$

$$= 1.2 < 2.4$$

This is linear region

$$I_D = \frac{k'}{2} \frac{W}{L} (2(V_{GS} - V_T)V_{DS} - V_{DS}^2) (1 + \lambda V_{DS})$$



$$= \frac{20 \times 10^{-6}}{2} \times 13.3 \left( \sqrt{(2.4 \times 2 - 4)} \sqrt{1 + 0.04 \times 2} \right)$$

$$= \frac{10 \times 10^{-6}}{17.46} \times 13.3 (9.6 - 4) \sqrt{1.08}$$

$$12.3 \times 5.4 \times 1.08$$

$$= 765.24 \times 10^{-6}$$

$$= 0.765 \text{ m (A)}$$

$$= 0.101 \text{ m (A)}$$

(C)  $N_n = 480 \text{ cm}^2/\text{m.s}$   $\rho_g = 10^{-15} \text{ f}$   
 $W$  and  $L = ?$

$$\rho_n = \frac{\mu'}{N_n} = \frac{20 \times 10^{-6}}{480}$$

$$= 4.16 \times 10^{-8}$$

$$= 4 \times 10^{-8}$$

$$W.L = \frac{(1 - 10^{-15})}{(1 - 4 \times 10^{-8})} = 2.5 \times 10^{-8} \text{ f (m)}$$

$$= 2.43$$


$$\frac{W}{L} = \frac{1.5 \times 10^{-8}}{2.43} = 6.17 \times 10^{-9}$$

$$W.L = 9.43 \times 10^{-8} \text{ f/cm}^2$$

$$W = 6.5 \text{ m}$$

$$L = 0.32 \text{ m}$$

- (iv) The resistance of the channel is inversely proportional to its length ratio reducing the length to direct resistance and hence higher current than thus than channel length modulation the saturation region drain current



$$I_D = \frac{1}{2} \mu_0 C_{ox} \left[ \frac{W}{L} \right] (V_{GS} - V_T)^2$$

Q.2 If channel length  $L$  doubled the drain current of the channel drain current

Q.3 Saturation drain current  

$$I_D = \frac{B}{2} (V_{GS} - V_T)^2$$


where  $B = \frac{\mu_0 C_{ox}}{2} \left( \frac{W}{L} \right)$



- (a) If channel  $\mu$  is doubled the drain  $\mu$  half of the original drain current
- (b) If channel width is doubled the drain current will also be doubled
- (c) If overdrive voltage is doubled the drain becomes 2 times of drain current
- (d) if drain to source voltage is increased the drain current became 2 times  $V_{DS} = V_{GS} - V_i$
- (e) if a, b, c, d are applied simultaneously the drain current became 4 times.



Q.4 (i) DTBL : Drain induced Barrier lowering (DTBL) is a short channel effect in mosfet prominent in ultra scaled mosfet having channel length less than 100 nm. ~~to understand the date~~



(ii) Hot carrier effect - is a

reliability problem which occurs when hot carriers cause Si-SiO<sub>2</sub> interface damage and/or oxide trapping. This leads to the degradation of the current drive capability of the transistor, thus eventually causing circuit failure.

(iii) Velocity Saturation : Saturation velocity is the maximum velocity a charge carrier (electron) attains in the presence




very high electric fields. When this happens, the semiconductor is said to be in a state of velocity saturation.

(d) Full Scaling on Power  
 Static power in MOSFET can be described as the drain current flows between source and drain channel.


$$P = I_{DS} V_{DS}$$

$$P' = \frac{I_{DS}}{s} \cdot \frac{V_{DS}}{s} = \frac{P}{s^2}$$




Q.3 - PMOS consist N-Type substrate and P type of source and drain.


Step ① Wafer of Si




Step ② Thermal oxidation of Si surface  
 $\text{SiO}_2$  (oxide)



Step 3 Photo resist




Step 4 - glass mask UV light







Step 5 - etching + 1) CHAMFER BOTH




Step 6 - Stripped from the  $SiO_2$  surface  
and in solvent  
now layer covered by thin layer



Step 7 Now Polysilicon layer




① Photography Polysilicon (mask gate)




Step X Etching


Polysilicon



Step XI Doping and insulating



Step XII Photolithography and evaporated and etching



P mos



Q-3

$$V_{DD} = 5V.$$

$$V_{th}, V_T = -1V = -V_{TP}$$

$$\mu_n C_{ox} = 60 \mu A/V^2$$

$$\frac{W}{L} = 10$$

(i) For Pmos to Conduct

$$V_{SG} > |V_{TP}|$$

$$V_S - V_S > 1$$

$$V_S - 1 > V_G$$

$$V_G < 5 - 1$$

$$\boxed{V_G < 4}$$

(ii) For diode region

$$V_{SD} \leq V_{SG} - |V_{TP}|$$

$$V_D \geq V_G + |V_{TP}|$$

$$\boxed{V_D \geq V_G + 1}$$

$$\boxed{V_D \geq V_G + 1}$$

(iii)  $V_{SD} \geq V_{SG} - |V_{TP}|$ 

$$5 - V_D \geq 5 - V_G - |V_{TP}|$$

$$\boxed{V_D \leq V_G + 1}$$

(iv)  $d = 0$ ,  $V_{BQ1} = ?$ ,  $I_D = 75 \mu A$ 

$$I_D = \frac{1}{2} \mu_p C_{ox} \frac{W}{L} (V_{SG} - |V_{TP}|)^2$$

$$75 = \frac{60}{2} (4 - V_G)^2$$

$$V_{in} = 3.5 \quad V_o = 4.5$$

$$V_{in} = 3.5 < 4 = 0$$

$$V_{sat} = V_{SD}$$

We know that

$$V_D \leq 4.5$$

$$V_D = 4.5$$

For  $P$  may be  
saturation

$$V_D = 4.5$$

$$V_{SD} = 5 - 4.5$$

$$V_{SD} = 0.5$$

$$(iv) R_o = \frac{V_D + V_{SD}}{I_{SD}}$$

$$R_o = \frac{\left| \frac{1}{d} \right| + V_{SD}}{I_{SD}} = \frac{50.5}{75}$$

$$R_o = 673.33 \text{ k}\Omega$$