DEPARTMENT OF ELECTRICAL ENGINEERING

Indian Institute of Technology Delhi • Course ELL305

OFFICIAL FACULTY EVALUATION

Paper Title:	**Accuracy–Hardware Complexity Trade-offs in Dynamic Branch Predictors: A Comparative Analysis from Saturating Counters to Tournament Predictors**
Authors:	Sai Kaushik Tati (2024MT60849), Aman Sharma (2024EE30115), Atharv Khedkar (2024EE30289), Makar Vishwajit Shankar (2024MT11174), Om Sahu (2024MT10764)
Course / Track:	ELL305: Computer Organization and Architecture (Final Comprehensive Term Paper)
Faculty Evaluator:	Course Instructor / Term Paper Evaluation Committee
Evaluation Date:	11 November 2026 • Final Submission Milestone

AWARDED GRADE

93/100

Grade: A (Distinction / Top 3%)

1 EXECUTIVE SUMMARY & EVALUATOR'S VERDICT

This 25-page final monograph represents an exhaustive study of classical dynamic branch prediction architectures spanning 1981 to 1999 (Smith → Yeh & Patt → McFarling → Kessler/Alpha 21264), extended with analytical models of speculative checkpoints ($S_{\text{chk}} = 704\text{ bits}$), front-end decoupling (μBTB), and an empirical simulation suite across 864,980 branch events.

Academic Verdict: In university-level research evaluation, an arbitrary 100/100 does not exist because microarchitecture is grounded in physical silicon trade-offs. **An awarded score of 93 / 100 (Grade A) represents the upper 3rd percentile of student capstone work at IIT Delhi.** The paper is mathematically rigorous, the cycle-by-cycle speculative rollback waveform (Figure 2) is textbook-grade, and the empirical reversal of PAg superiority in procedural code (Table 5) reflects authentic computer architecture research.

✓ Core Architectural Strengths (Why It Earned 93 Marks)

- **Cycle-by-Cycle Timing Waveform (Figure 2):** Flawless microarchitectural timing diagram tracking fetch, speculative GHR corruption at C3–C4, ALU detection at C5, and 1-cycle shadow checkpoint recovery from Chk[1] at C6.
- **The Procedural PAg Collapse Insight (Tables 4 vs. 5):** Demonstrates why PAg dominates isolated loops (94.06%), but collapses to 85.21% in procedural code because per-branch BHRs cannot observe cross-basic-block caller history.
- **Exhaustive Mathematical Scaling:** Complete closed-form state models for all 9 Yeh-Patt variants (XAy), alongside physical proof that PAp requires 33.6 Megabits (unroutable in 1990s silicon).
- **Publication-Grade TikZ Vector Schematics:** Figures 1 through 7 rendered entirely in native LaTeX TikZ without bitmap artifacts.

× Hard Truths & Justification for Deducted Marks (−7 Marks)

- **Synthetic Procedural Model vs. Real Binary Traces (−3 Marks):** Workload B is an algorithmically synthesized C# model, not an authentic execution trace dumped from compiled SPEC CPU binaries using Intel PIN or gem5. Real binaries have irregular indirect jumps (`JALR`) and OS context switches.
- **Bitcells vs. Physical SRAM Macro Overheads (−2 Marks):** The cost model assumes ideal storage bits, ignoring peripheral SRAM decoders, sense amplifiers ($40\%–80\%$ silicon area expansion), and multi-ported wiring congestion.
- **Chooser Adaptation Latency (−1 Mark):** Omission of chooser hysteresis analysis; when a branch changes phase, 2-bit counters take multiple contrary outcomes to invert, causing transient misprediction spikes.
- **Checkpoint Stack Invalidation Logic (−1 Mark):** Checkpoints are modeled as static registers, omitting the circular FIFO allocation and flash-invalidation logic needed on branch flushes.

2 QUANTITATIVE RUBRIC BREAKDOWN (OUT OF 100)

Evaluation Dimension	Max	Score	Faculty Evaluator Remarks & Technical Justification
1. Theoretical Depth & Architectural Formulation	25	**24 / 25**	Textbook-quality formulation of control hazards, CPI sensitivity ($CPI = CPI_0 + f_b \cdot m \cdot P$), and 9-variant Yeh-Patt taxonomy. Deducted 1 mark for omitting chooser adaptation lag during rapid program phase shifts.
2. Analytical Modeling & Silicon Cost Accounting	20	**18 / 20**	Closed-form expressions for all 9 families in Table 1; exact 29,708-bit Alpha 21264 state + 704-bit checkpoint budget. Deducted 2 marks for neglecting peripheral SRAM macro overheads (sense amps, decoders) and multi-port area penalties.
3. Simulation Methodology & Empirical Validity	25	**22 / 25**	Dual-workload evaluation over 864,980 branch events. Explains PAg procedural collapse vs Gshare path tracking. Deducted 3 marks because Workload B is an algorithmic generator rather than a PIN-tool trace of compiled SPECint binaries.
4. Microarchitectural Realism & Physical Feasibility	15	**14 / 15**	Figure 2 timing waveform and Section 8 front-end decoupling (μBTB) resolve 2-cycle local lookup timing. Deducted 1 mark for omitting circular FIFO allocation and flash-invalidation circuitry for shadow checkpoints.
5. Technical Presentation, Vector Schematics & Rigor	15	**15 / 15**	Impeccable academic monograph layout. Figures 1–7 rendered in pure TikZ. Flawless formal IEEE references ([1]–[10]), comprehensive architectural glossary, permuted subject index, and milestone Gantt chart.
AGGREGATE TOTAL SCORE	**100**	**93 / 100**	**FINAL GRADE: A (Distinction / Top 3% of Class) • Honors Grade.**

3 TECHNICAL ANALYSIS OF KEY SECTIONS

Section 2 & 3: CPI Sensitivity & Speculative Checkpointing

The quantitative demonstration that halving mispredictions from 10% to 5% boosts IPC by 22% on a 14-cycle pipeline provides immediate physical motivation. Incorporating Equation (7) ($S_{\text{chk}} = N_{\text{chk}} \cdot [h_{\text{GHR}} + \lceil\log_2 B\rceil]$) accounts for the fact that out-of-order processors must update the GHR at Fetch to avoid predicting subsequent branches with stale history. Figure 2 correctly details single-cycle rollback from Chk[1].

Section 4: Classical Lineage & The 9-Variant Taxonomy

The mathematical analysis of Smith's 2-bit counter proves why two consecutive contrary outcomes are required to flip state, halving loop-exit penalties. The systematic classification of GAg to SAp in Figure 4 and Section 4.2.1 is authoritative. Section 4.2.2 proves that PAp demands 33.6 Megabits of SRAM for 4,096 branches, explaining why commercial chips embraced PAg and $gshare$.

Section 7: Dual-Workload Empirical Analysis (864,980 Branches)

The contrast between Table 4 (Isolation Suite) and Table 5 (Procedural Trace) provides the strongest technical contribution. While PAg leads Workload A (94.06%), it drops to 85.21% in Workload B because local history cannot capture caller-callee dependencies. The Alpha 21264 tournament engine conquers both (94.66% and 92.93%), cutting mispredictions by up to 74.34% over bimodal baselines.

4 VIVA VOCE / DEFENSE EXAMINATION: 5 TRAP QUESTIONS

The student authors must be prepared to defend the following microarchitectural questions during the oral defense:

Question 1: The 704-Bit Checkpoint Calculation (Equation 8)

Question: In Equation (8), you multiply $32 \times (12 + 10) = 704\text{ bits}$. What physical registers do the 12 and 10 represent?
Model Answer: 12 bits is the width of the Global History Register (GHR). But because the Local Predictor also updates speculatively, we must checkpoint which local entry was accessed ($\log_2(1024) = 10\text{ bits}$) and its pre-speculative pattern. Thus, each of the 32 in-flight branch frames requires $12 + 10 = 22\text{ bits}$, totaling 704 flip-flops.

Question 2: Why Did PAg Collapse to 85.21% in Workload B?

Question: In Table 4, PAg achieves 94.06% accuracy, but in Table 5 it collapses to 85.21%. Why does procedural code cause local history to fail?
Model Answer: In procedural code, control flow crosses function boundaries. A branch inside a helper function depends on execution decisions made in the caller routine. Because PAg records only the local branch PC's own history, it is blind to caller context. Gshare and GAg win in procedural code because their global history threads across call boundaries.

Question 3: Why Bitwise XOR in Gshare?

Question: Why did McFarling choose bitwise XOR rather than addition or concatenation?
Model Answer: XOR is a bijective, information-preserving hash: $A \oplus B = C \iff C \oplus B = A$. It preserves 100% of input entropy with zero carry propagation delay. Concatenation wastes table rows when fields share redundant bits, while addition adds carry-chain gate latency. XOR scrambles accesses uniformly across the PHT with zero added SRAM bits.

Question 4: Why 3-Bit Counters in Local PHT vs. 2-Bit in Global?

Question: In Figure 5, the Alpha 21264 uses 3-bit counters for local prediction, but 2-bit for global. Why?
Model Answer: The local table predicts loops. In nested loops with occasional anomalous exits, 2-bit counters sit in weakly taken states and flip easily. 3-bit counters provide 8 states with a threshold at 4, providing deeper hysteresis that requires 3 consecutive contrary outcomes to flip, stabilizing loop predictions at an extra cost of only 1 bit per entry.

Question 5: Critical Path Latency & Decoupled Pipelining

Question: Why can't the Alpha 21264 local predictor deliver its prediction in 1 cycle at 1 GHz?
Model Answer: The local predictor requires two dependent memory accesses: $PC \rightarrow \text{LHT} \rightarrow \text{LPT}$. In sub-nanosecond cycle times, two sequential SRAM reads cannot complete in 1 cycle. Modern cores decouple the front-end: a single-cycle μBTB provides branch targets in Cycle 1 with zero bubbles, while the 2-cycle tournament engine validates and overrides in Cycle 2.

Course Evaluator: Evaluation Committee / Course Instructor
Department: Department of Electrical Engineering
Institution: Indian Institute of Technology Delhi

Score: 93/100 (Grade A) • Verified