parityGenerator Project Status (10/07/2020 - 17:50:02)							
Project File:	parityGenerator.xise	Parser Errors:	No Errors				
Module Name:	parityGenerator	Implementation State:	Programming File Generated				
Target Device:	xc6slx4-3tqg144	• Errors:	No Errors				
Product Version:	ISE 14.7	• Warnings:	No Warnings				
Design Goal:	Balanced	• Routing Results:	All Signals Completely Routed				
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:					
Environment:	System Settings	Final Timing Score:	0 (Timing Report)				

	Current Errors	Ŀl
No Errors Found		

	Current Warnings	[-]
No Warnings Found		

Device Utilization Summary					
Slice Logic Utilization	Used	Available	Utilization	Note(s)	
Number of Slice Registers	0	4,800	0%		
Number of Slice LUTs	3	2,400	1%		
Number used as logic	3	2,400	1%		
Number using O6 output only	3				
Number using O5 output only	0				
Number using O5 and O6	0				
Number used as ROM	0				
Number used as Memory	0	1,200	0%		
Number of occupied Slices	2	600	1%		
Number of MUXCYs used	0	1,200	0%		
Number of LUT Flip Flop pairs used	3				
Number with an unused Flip Flop		3	100%		
Number with an unused LUT		3	0%		
Number of fully used LUT-FF pairs	0	3	0%		
Number of slice register sites lost to control set restrictions	0	4,800	0%		
Number of bonded <u>IOBs</u>	26	102	25%		
Number of RAMB16BWERs	0	12	0%		
Number of RAMB8BWERs	0	24	0%		
Number of BUFIO2/BUFIO2_2CLKs	0	32	0%		
Number of BUFIO2FB/BUFIO2FB_2CLKs		32	0%		
Number of BUFG/BUFGMUXs	0	16	0%		

Number of DCM/DCM_CLKGENs	0	4	0%	
Number of ILOGIC2/ISERDES2s	0	200	0%	
Number of IODELAY2/IODRP2/IODRP2_MCBs	0	200	0%	
Number of OLOGIC2/OSERDES2s	0	200	0%	
Number of BSCANs	0	4	0%	
Number of BUFHs	0	128	0%	
Number of BUFPLLs	0	8	0%	
Number of BUFPLL_MCBs	0	4	0%	
Number of DSP48A1s	0	8	0%	
Number of ICAPs	0	1	0%	
Number of PCILOGICSEs	0	2	0%	
Number of PLL_ADVs	0	2	0%	
Number of PMVs	0	1	0%	
Number of STARTUPs	0	1	0%	
Number of SUSPEND_SYNCs	0	1	0%	
Average Fanout of Non-Clock Nets	3.00			

	[-]		
Final Timing Score:	0 (Setup: 0, Hold: 0)	Pinout Data:	<u>Pinout Report</u>
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Report
Timing Constraints:			

	Failing Constraints	<u>E</u> 1
All Constraints Were Met		

Clock Report	ы
Data Not Yet Available	

		Detailed Reports			<u>[-]</u>
Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	Wed Oct 7 17:54:32 2020	0	0	0
Translation Report	Current	Wed Oct 7 17:55:19 2020	0	0	0
Map Report	Current	Wed Oct 7 17:55:32 2020	0	0	6 Infos (0 new, 0 filtered)
Place and Route Report	Current	Wed Oct 7 17:55:39 2020	0	0	2 Infos (0 new, 0 filtered)
Power Report					
Post-PAR Static Timing Report	Current	Wed Oct 7 17:55:44 2020	0	0	4 Infos (0 new, 0 filtered)
Bitgen Report	Current	Wed Oct 7 17:56:17	0	0	0

	2N2N		
	2020		

Secondary Reports				
Report Name	Status	Generated		
WebTalk Report	Current	Wed Oct 7 17:57:12 2020		
WebTalk Log File	Current	Wed Oct 7 17:57:13 2020		

Date Generated: 10/07/2020 - 17:58:34