

Hands-on RTL Design

Buy

1 Cross Correlation

Video Discussion	Solution	Question
------------------	----------	----------

Alice wants to design a circuit which takes two serial inputs sig_x_i and sig_y_i such that the input sig_x circuit produces an output z_i which is asserted whenever there is an expectation of seeing a 1 on the sig_x

All the flops should be positive edge triggered with asynchronous reset (if any).

Interface Specifications

• The interface guarantees that a 1 on sig_x_i will be seen on input sig_y_i within 32-clock cycle

Interface Definition


```
sig_x_i: Serial input to the module
sig_y_i: Serial input to the module
```

z_o : Single bit output which is `1` whenever there is an expectation of seei

a `1` on the input sig_y_i

Sample Waveform

1 Bug



Next Module >_ Console Run Testcases Submit

1 of 1 20-10-2023, 19:19