



1

## Async Resets

Question

Solution

Video

Discussion

You are asked to design a circuit which would avoid boot-up issues in silicon during asynchronous reset domain. The circuit is responsible for driving two signals:

- `release_reset_o`: This signal should be asserted when it is safe to deassert the reset to the rest of the circuit
- `gate_clk_o`: This circuit would gate the clock to the rest of the circuit

The specifications mention that reset should only be released to the rest of the circuit if the asynchronous reset signal is stable for 7 cycles while the reset tree time takes 8 cycles to be distributed to all the flops.

All the flops (if any) should be positive edge triggered with asynchronous resets.

Design the module which would drive the two outputs and thus allow the circuit to come out of reset cleanly.

