

Q. 1.1 Solution Calculation of propagation delay

The method of Logical Effort [Sutherland99] provides a simple method "on the back of an envelope" to choose the best topology and number of stages of logic for a function. Based on the linear delay model, it allows the designer to quickly estimate the best number of stages for a path, the minimum possible delay for the given topology, and the gate sizes that achieve this delay.

The minimum possible delay of an N stage path with path effort F and path parasitic delay(P) is


$$D = N(F)^{(1/N)} + P$$


In general, the normalized delay of a gate can be expressed in units of τ as


$$d = f + p$$

p is the parasitic delay inherent to the gate when no load is attached. f is the effort delay or stage effort that depends on the complexity and fanout of the gate:

$$f = gh$$










The transistor sizings can be obtained by working backward based on input capacitances of each gate.

Cin=Cout_i*g_i/f_{cap}

GATE SIZING.








Q 1.2 Area Estimation using Stick Diagrams

Equations to calculate the stick diagrams are given by:


Area = Width * Length

Width = Horizontal Wires* 8λ + (Largest Gate Sizing) + 4λ


Length = No of Vertical lines * 8λ




Stick Diagram of NAND5-INV




Stick Diagram of INV-NAND5-INV




Stick diagram of NAND2/3-INV-NAND2-INV



 ${\bf Stick\ Diagram\ of\ INV\text{-}INV\text{-}NAND5\text{-}INV}$



Stick Diagram of INV-INV-NAND2/3-INV-NAND2-INV



Stick Diagram of INV-NAND2/3-INVNAND2-INV

Area			
λ2	μm2		
<u>123904</u>	<u>111.51</u>		
376012.8	338.411		
770048	693.04		
383918	345.52		
312576	281.31		
638064.64	574.258		
890081	801.07		

Q 1.3 Average Dynamic Power Dissipation

 $P_{switching} = \alpha C V_{DD}{}^2 \! f$

From the question

f=1 Mhz

VDD=1V

 $\alpha_i = Pi*Pi`(Switching Factor)$

Gate	P_{Y}
AND2	$P_{A}P_{B}$
AND3	$P_{A}P_{B}P_{C}$
OR2	$1 - \overline{P}_{\mathcal{A}}\overline{P}_{\mathcal{B}}$
NAND2	$1 - P_A P_B$
NOR2	$\overline{P}_{\!A}\overline{P}_{B}$
XOR2	$P_{\mathcal{A}}\overline{P}_{\mathcal{B}} + \overline{P}_{\mathcal{A}}P_{\mathcal{B}}$

The above table shows the different values of $\boldsymbol{\alpha}$ for different gates

The adjust Capacitance of unit size inverter is

Cout of unit sized inverter = 0.240+0.4752 ff. = 10.719 ff)

The apactance of unit sized in verter =

UNIVERSITY OF TORONTO

Former of
$$U = \frac{31}{1050} \times 6.64 \times 10^{-16} \times \frac{32}{10} \times 10^{6}$$

$$= \frac{31}{1050} \times 6.64 \times 10^{-16} \times \frac{32}{10} \times 10^{6}$$

$$= \frac{31}{1050} \times \frac{32}{1050} \times \frac$$



INV- HAND-5-INV

C= 18.469 X0.37 = 7.018 E

HU"

C=3898x0.38x1075 €

C= 14.812 FF

X=31 (024, PA, PB= 1/32 x 31/32

= 0.448 UF


At n3 C= 192x 0.38

Pa3 = 2.200W

Total 1000 = 6-18500 For 32 = 197.9200

3 1MV-1MV-M-5- MV - Color Do Do I U C= 13,36 x 0 38x 1x 1x106 = 4.799 X= 12 Pn = 0.5 x / 10.299 x 10 5 x 10 6 = [0.39900] na C=40.93 x 0.39 = 15.55 F K=0.5-Po = xxxcf Du=C+ 190x0,3841 = 3296 ff W17F-F = K= 31 1294 U3 C = 28x0.2842 = 22.04 F Pay = 2-20310 X= 31 Pn3 = 31 x 22-04x 10-9 = [0.660 W] Total power= 13:05 nw For Decoder 151050WX32 416-96AW)






$$D_{3} = 58.805 \times 0.3844$$


$$= 22344$$

$$N = \frac{31}{1024}$$

Total power = 20.7 NW)



Scanned with CamScanner



Scanned with CamScanner

The predecoder circuit has same values as 5 but due to branching effort there is difference in capacitance and the total power is 148.72nW

Q 1.4 Solution Table

Design	N G	C	Р	D	Area		Pd	PD
		U	Р		λ2	μm2	Pu	ודט
NAND5-INV	2	2.33	6	27.86	103322	90.29	77.024nW	2145.8nWsec
INV-NAND5-INV	3	2.33	7	27.76	323394	291.05	197.92nW	5494.25
								nWsec
INV-INV-NAND5-INV	4	2.33	8	21.2	667648	600	416.96nW	8838.5
								nWsec
NAND2/3-INV-NAND2-	4	2.22	7	20.04	372224	335	193.92nW	3886.1568
INV								nWsec
NAND2/3-INV-NAND2-	4	2.22	7	20.04	306688	276	148.72nW	2980.34
INV (with predecoder)								nWsec
INV-NAND2/3-INV-	5	2.22	8	20.85	620661	558.59	93.92nW	1958.232
NAND2-INV								nWsec
INV-INV-NAND2/3-	6	2.22	9	22.19	901795	811.6	95.616nW	2121.71
INV-NAND2-INV								nWsec

The smallest area was for NAND5-INV : (90.29um²)

The smallest delay was for NAND2/3-INV-NAND2-INV (with predecoder) : 20.04uS

The smallest power was for NAND5-INV: 77.024 uW

Number of Stages(N):

The number of stages can be defined as the number of gates that are connected in series.

Path Logical Effort(G):

The logical effort of a gate is defined as the ratio of the input capacitance of the gate to the input the capacitance of an inverter that can deliver the same output current.

Gate type	Number of inputs				
	1	2	3	4	n
Inverter	1				
NAND		4/3	5/3	6/3	(n+2)/3
NOR		5/3	7/3	9/3	(2n+1)/3
Tristate / mux	2	2	2	2	2
XOR, XNOR		4, 4	6, 12, 6	8, 16, 16, 8	

Table showing Logical effort values for different gates

Path parasitic delay:

It is an intrinsic delay of the gate and can be found by considering the gate driving no load.

Path delay:

Path delay is the sum of the path effort delay (D) and path parasitic delay(P).

Dynamic power:

Dynamic power arises from the switching of the load.

$$P_{switching} = \alpha C V_{DD}{}^2 \! f$$


Q 2.1 Schematic and Simulations

From question 1 the drive strengths for each logic gate in the decoder design with predecoder circuit were found using the following formula


 $Drive\ Strength(x) = cin/g$

Logical Gate	Drive Strength
NAND-2	22
INVERTER	60
NAND-3	9
INVERTER	28
NAND-2	18
INVERTER	58


Schematics of Individual logic gates based on drive strengths




Schematic of 2 input NAND of drive strength 22




Schematic of Inverter of drive strength 60




Schematic of 3 input NAND of drive strength 9



Schematic of Inverter of drive strength 30




Schematic of 2-input NAND of drive strength 18




Schematic of Inverter of drive strength 58


Stage-2 of hierarchy




Schematic of 3-NAND and Inverter



Schematic of 2-NAND and inverter




Schematic of 2 NAND and inverter 60




Schematic of 32 bit decoder design with a predecoder circuit.

Testbench



Schematic of 32 bit decoder test bench

For the test bench an output load capacitor of 138f F was used and shaping inverters were used at input stage.



The figure shows the output of the 32-bit Decoder

Q 2.2 Delay measurement


The propagation delay can be calculated by calculating the difference between input and output waveforms.




Screenshot of calculated delay

The propagation delay was found to be 56.24p sec.

Q 2.3 Simulated value for the total power dissipation



Screenshot of Average current waveform



Screenshot of Value of current

The power is given as P=V*I


The voltage is 1v

So the total power is $25.69\mu W$


Q 2.4 Static power measurement

Static power is consumed even when a chip is not switching.

All the sources are changed to DC sources of 1V to measure the static power.



The figure shows the Static current Graph.



Screenshot of measured Static current value

Power=V*i

=1v*24.2uA

=24.28uW

Therefore the simulated static power is 24.28uW

Q 2.5 Dynamic power calculation


Total power = Static Power + Dynamic Power

Dynamic power = Total power- Static power


25.69-24.28= 1.39uW

Therefore the calculated dynamic power is 1.01uW


Q 3.1 Layout




The layout of NAND2 of drive strength 18




The layout of NAND2 of drive strength 22




The layout of Inverter of drive strength 28



Layout of NAND 3 of drive strength 9




The layout of the inverter of drive strength 58




Layout of an inverter of drive strength 60


Stage-2




Layout of nand2-inverter



Layout of Nand2-Inverter




The layout of Nand2- inverter




The layout of the 32-bit Decoder

DRC check



LVS report(Complete LVS report has been enclosed under appendix at the end)



REPORT FILE NAME: a_32_decoder_2_2.lvs.report

LAYOUT NAME: /nfs/ug/homes-

1/b/basamset/IC6CRN65GP/./CalibreLVS/a_32_decoder_2_2.sp ('a_32_decoder_2_2')

SOURCE NAME: /nfs/ug/homes-

1/b/basamset/IC6CRN65GP/./CalibreLVS/a_32_decoder_2_2.src.net ('a_32_decoder_2_2')

RULE FILE: /nfs/ug/homes-1/b/basamset/IC6CRN65GP/./CalibreLVS/_calibre.lvs_

CREATION TIME: Fri Oct 25 13:48:10 2019

CURRENT DIRECTORY: /nfs/ug/homes-1/b/basamset/IC6CRN65GP/CalibreLVS

USER NAME: basamset

CALIBRE VERSION: v2014.3_35.26 Wed Oct 1 13:01:36 PDT 2014

OVERALL COMPARISON RESULTS

_ . # # * * # # CORRECT # | ## # # / /

Warning: Unbalanced smashed mosfets were matched.

Warning: Ambiguity points were found and resolved arbitrarily.

CELL SUMMARY

Result Layout Source

CORRECT a_32_decoder_2_2 a_32_decoder_2_2

Q 3.2 Extracted view

Screenshot of Extracted View

Test bench for extracted view






Figure shows schematic of extracted view symbol and testbench

Total power measurement




Screenshot of Total current graph



Screenshot of average total current value

Static power measurement



Screenshot of the static current graph



Screenshot of the average value of static current value

Delay= 65.55ps

Static power dissipation=24.28uW

Dynamic power dissipation=1.67uW

Total power= 25.95uW

Q 3.3 Comparision of values

Design Type	Delay	Static power	Dynamic Power	Total Power
		dissipation	Dissipation	
Calculated		-	0.14872uW	-
Schematic	56.24ps	24.38uW	1.01uW	25.69uW
Extracted	65.55ps	23.28uW	1.67uW	25.95uW

The observed differences in delays and powers are due to additional resistances and capacitances of wires in the circuit.

Appendix

REPORT FILE NAME: a_32_decoder_2_2.lvs.report

LAYOUT NAME: /nfs/ug/homes-

1/b/basamset/IC6CRN65GP/./CalibreLVS/a_32_decoder_2_2.sp ('a_32_decoder_2_2')

SOURCE NAME: /nfs/ug/homes-1/b/basamset/IC6CRN65GP/./CalibreLVS/a_32_decoder_2_2.src.net ('a_32_decoder_2_2') /nfs/ug/homes-1/b/basamset/IC6CRN65GP/./CalibreLVS/_calibre.lvs_ **RULE FILE: CREATION TIME:** Fri Oct 25 13:48:10 2019 **CURRENT DIRECTORY:** /nfs/ug/homes-1/b/basamset/IC6CRN65GP/CalibreLVS **USER NAME:** basamset **CALIBRE VERSION:** v2014.3_35.26 Wed Oct 1 13:01:36 PDT 2014 **OVERALL COMPARISON RESULTS** # # # # # CORRECT # ## # # # Warning: Unbalanced smashed mosfets were matched. Warning: Ambiguity points were found and resolved arbitrarily. ******************************* ********* **CELL SUMMARY** **********

Result	Layout	Source	

CORRECT a_32_decoder_2_2 a_32_decoder_2_2

LVS PARAMETERS

o LVS Setup:

// LVS COMPONENT TYPE PROPERTY

// LVS COMPONENT SUBTYPE PROPERTY

// LVS PIN NAME PROPERTY

LVS POWER NAME "AHVDD" "AHVDDB" "AHVDDG" "AHVDDR" "AHVDDWELL" "AVDDB" "AVDDBG" "AVDDG" "AVDDR"

"AVDWELL" "DHVDD" "DVDD" "HVDDWELL" "TACVDD" "TAVD33" "TAVD33PST" "TAVDD" "TAVDDPST"

"VD33" "VDD" "VDD5V" "VDDG" "VDDM" "VDDPST" "VDDSA" "VDWELL"

LVS GROUND NAME "AGND" "AHVSS" "AHVSSB" "AHVSSG" "AHVSSR" "AHVSSUB" "AVSSB" "AVSSBG" "AVSSG"

"AVSSR" "AVSSUB" "DHVSS" "DVSS" "GND" "HVSSUB" "TAVSS" "TAVSSPST" "VS33" "VSS" "VSSG"

"VSSM" "VSSPST" "VSSUB"

LVS CELL SUPPLY NO

LVS RECOGNIZE GATES ALL

LVS IGNORE PORTS NO

LVS CHECK PORT NAMES YES

LVS IGNORE TRIVIAL NAMED PORTS NO

LVS BUILTIN DEVICE PIN SWAP YES

LVS ALL CAPACITOR PINS SWAPPABLE YES

LVS DISCARD PINS BY DEVICE NO

LVS SOFT SUBSTRATE PINS NO

LVS INJECT LOGIC YES

LVS EXPAND UNBALANCED CELLS YES

LVS FLATTEN INSIDE CELL NO

LVS EXPAND SEED PROMOTIONS NO

LVS PRESERVE PARAMETERIZED CELLS NO

LVS GLOBALS ARE PORTS YES

LVS REVERSE WL NO

LVS SPICE PREFER PINS YES

LVS SPICE SLASH IS SPACE YES

LVS SPICE ALLOW FLOATING PINS YES

// LVS SPICE ALLOW INLINE PARAMETERS

LVS SPICE ALLOW UNQUOTED STRINGS NO

LVS SPICE CONDITIONAL LDD NO

LVS SPICE CULL PRIMITIVE SUBCIRCUITS NO

LVS SPICE IMPLIED MOS AREA NO

// LVS SPICE MULTIPLIER NAME

LVS SPICE OVERRIDE GLOBALS NO

LVS SPICE REDEFINE PARAM NO

LVS SPICE REPLICATE DEVICES NO

LVS SPICE SCALE X PARAMETERS NO

LVS SPICE STRICT WL NO

// LVS SPICE OPTION

LVS STRICT SUBTYPES NO

LVS EXACT SUBTYPES NO

LAYOUT CASE YES

SOURCE CASE YES

LVS COMPARE CASE NAMES TYPES

LVS DOWNCASE DEVICE NO

LVS REPORT MAXIMUM 50

LVS PROPERTY RESOLUTION MAXIMUM 65536

// LVS SIGNATURE MAXIMUM

```
// LVS REPORT OPTION
 LVS REPORT UNITS
                              YES
 // LVS NON USER NAME PORT
 // LVS NON USER NAME NET
 // LVS NON USER NAME INSTANCE
 // LVS IGNORE DEVICE PIN
 // Device Type Map
 LVS DEVICE TYPE
                             RESISTOR "rm1" "rm10" "rm2" "rm3" "rm4" "rm5"
"rm6" "rm7" "rm8" "rm9" "rnodl" "rnodl_m"
                       "rnods" "rnods_m" "rnodwo" "rnodwo_m" "rnpolyl"
"rnpolyl_m" "rnpolys"
                       "rnpolys_m" "rnpolywo" "rnpolywo_m" "rnwod" "rnwod_m"
"rnwsti" "rnwsti_m"
                       "rpodl" "rpodl_m" "rpods" "rpods_m" "rpodwo" "rpodwo_m"
"rppolyl" "rppolyl_m"
                       "rppolyl_rf" "rppolys" "rppolys_m" "rppolys_rf" "rppolywo"
"rppolywo_m"
                       "rppolywo_rf" [ POS=PLUS NEG=MINUS ] SOURCE
LAYOUT
 // Reduction
 LVS REDUCE SERIES MOS
                                 NO
 LVS REDUCE PARALLEL MOS
                                   YES
 LVS REDUCE SEMI SERIES MOS
                                    NO
 LVS REDUCE SPLIT GATES
                                 NO
 LVS REDUCE PARALLEL BIPOLAR
                                      YES
 LVS REDUCE SERIES CAPACITORS
                                      YES
 LVS REDUCE PARALLEL CAPACITORS
                                        YES
 LVS REDUCE SERIES RESISTORS
                                    YES
```

YES

// LVS FILTER UNUSED OPTION

LVS REDUCE PARALLEL RESISTORS

LVS REDUCE PARALLEL DIODES

```
LVS REDUCE rnwsti_m PARALLEL [ TOLERANCE lr 0 ]
LVS REDUCE rnwsti_m SERIES PLUS MINUS [ TOLERANCE wr 0 ]
LVS REDUCE rnwod_m PARALLEL [ TOLERANCE lr 0 ]
LVS REDUCE rnwod_m SERIES PLUS MINUS [ TOLERANCE wr 0 ]
LVS REDUCE rpodwo_m PARALLEL [ TOLERANCE lr 0 ]
LVS REDUCE rpodwo m SERIES PLUS MINUS [ TOLERANCE wr 0 ]
LVS REDUCE rnodwo_m PARALLEL [ TOLERANCE lr 0 ]
LVS REDUCE rnodwo_m SERIES PLUS MINUS [ TOLERANCE wr 0 ]
LVS REDUCE rpodl_m PARALLEL [ TOLERANCE lr 0 ]
LVS REDUCE rpodl_m SERIES PLUS MINUS [ TOLERANCE wr 0 ]
LVS REDUCE rnodl_m PARALLEL [ TOLERANCE lr 0 ]
LVS REDUCE rnodl_m SERIES PLUS MINUS [ TOLERANCE wr 0 ]
LVS REDUCE rpods_m PARALLEL [ TOLERANCE lr 0 ]
LVS REDUCE rpods m SERIES PLUS MINUS [TOLERANCE wr 0]
LVS REDUCE rnods_m PARALLEL [ TOLERANCE lr 0 ]
LVS REDUCE rnods_m SERIES PLUS MINUS [ TOLERANCE wr 0 ]
LVS REDUCE rppolys_m PARALLEL [ TOLERANCE lr 0 ]
LVS REDUCE rppolys_m SERIES PLUS MINUS [ TOLERANCE wr 0 ]
LVS REDUCE rnpolys_m PARALLEL [ TOLERANCE lr 0 ]
LVS REDUCE rnpolys m SERIES PLUS MINUS [ TOLERANCE wr 0 ]
LVS REDUCE rppolyl_m PARALLEL [ TOLERANCE lr 0 ]
LVS REDUCE rppolyl_m SERIES PLUS MINUS [ TOLERANCE wr 0 ]
LVS REDUCE rnpolyl_m PARALLEL [ TOLERANCE lr 0 ]
LVS REDUCE rnpolyl_m SERIES PLUS MINUS [ TOLERANCE wr 0 ]
LVS REDUCE rppolywo_m PARALLEL [ TOLERANCE lr 0 ]
LVS REDUCE rppolywo_m SERIES PLUS MINUS [ TOLERANCE wr 0 ]
LVS REDUCE rnpolywo_m PARALLEL [ TOLERANCE lr 0 ]
LVS REDUCE rnpolywo m SERIES PLUS MINUS [ TOLERANCE wr 0 ]
LVS REDUCE rppolyl_rf PARALLEL NO
LVS REDUCE rppolyl rf SERIES PLUS MINUS NO
```

YES

LVS REDUCE rppolys_rf PARALLEL NO

LVS REDUCE rppolys_rf SERIES PLUS MINUS NO

LVS REDUCE rppolywo_rf PARALLEL NO

LVS REDUCE rppolywo_rf SERIES PLUS MINUS NO

LVS REDUCTION PRIORITY PARALLEL

LVS SHORT EQUIVALENT NODES NO

// Trace Property

TRACE PROPERTY lddp(pch_hv25_spw) 110

TRACE PROPERTY lddp(pch_hv25_spw) w w 0

TRACE PROPERTY lddn(nch_hv25_sdnw) 110

TRACE PROPERTY lddn(nch_hv25_sdnw) w w 0

TRACE PROPERTY lddn(nch_hv25_snw) 110

TRACE PROPERTY lddn(nch_hv25_snw) w w 0

TRACE PROPERTY mn(nch) 110

TRACE PROPERTY mn(nch) w w 0

TRACE PROPERTY mn(nch_18) 110

TRACE PROPERTY mn(nch_18) w w 0

TRACE PROPERTY mn(nch_18_dnw) 110

TRACE PROPERTY mn(nch 18 dnw) w w 0

TRACE PROPERTY mn(nch_25) 110

TRACE PROPERTY mn(nch 25) w w 0

TRACE PROPERTY mn(nch_25_dnw) 110

TRACE PROPERTY mn(nch_25_dnw) w w 0

TRACE PROPERTY mn(nch_25_dnwod) 110

TRACE PROPERTY mn(nch_25_dnwod) w w 0

TRACE PROPERTY mn(nch_25_dnwud) 110

TRACE PROPERTY mn(nch_25_dnwud) w w 0

TRACE PROPERTY mn(nch 25od) 110

TRACE PROPERTY mn(nch_25od) w w 0

```
TRACE PROPERTY mn(nch_25ud) 110
```

TRACE PROPERTY mn(nch_25ud) w w 0

TRACE PROPERTY mn(nch_33) 110

TRACE PROPERTY mn(nch_33) w w 0

TRACE PROPERTY mn(nch_33_dnw) 110

TRACE PROPERTY mn(nch_33_dnw) w w 0

TRACE PROPERTY mn(nch_dnw) 110

TRACE PROPERTY mn(nch_dnw) w w 0

TRACE PROPERTY mn(nch_dnw_1tr) 110

TRACE PROPERTY mn(nch_dnw_1tr) w w 0

TRACE PROPERTY mn(nch_dnw_w) 110

TRACE PROPERTY mn(nch_dnw_w) w w 0

TRACE PROPERTY mn(nch_dnw_w_lvt) 110

TRACE PROPERTY mn(nch_dnw_w_lvt) w w 0

TRACE PROPERTY mn(nch_esd18) 110

TRACE PROPERTY mn(nch_esd18) w w 0

TRACE PROPERTY mn(nch_esd18_dnw) 110

TRACE PROPERTY mn(nch_esd18_dnw) w w 0

TRACE PROPERTY mn(nch_hvt) 110

TRACE PROPERTY mn(nch_hvt) w w 0

TRACE PROPERTY mn(nch_hvt_dnw) 110

TRACE PROPERTY mn(nch hvt dnw) w w 0

TRACE PROPERTY mn(nch_lpg) 110

TRACE PROPERTY mn(nch_lpg) w w 0

TRACE PROPERTY mn(nch_lpghvt) 110

TRACE PROPERTY mn(nch_lpghvt) w w 0

TRACE PROPERTY mn(nch_lpgna) 110

TRACE PROPERTY mn(nch_lpgna) w w 0

TRACE PROPERTY mn(nch_lvt) 110

TRACE PROPERTY mn(nch_lvt) w w 0

TRACE PROPERTY mn(nch_lvt_dnw) 110

TRACE PROPERTY mn(nch lvt dnw) ww0

```
TRACE PROPERTY mn(nch_mlvt) 110
```

TRACE PROPERTY mn(nch_mlvt) w w 0

TRACE PROPERTY mn(nch_mlvt_dnw) 110

TRACE PROPERTY mn(nch_mlvt_dnw) w w 0

TRACE PROPERTY mn(nch_na) 110

TRACE PROPERTY mn(nch_na) w w 0

TRACE PROPERTY mn(nch_na18) 110

TRACE PROPERTY mn(nch_na18) w w 0

TRACE PROPERTY mn(nch_na25) 110

TRACE PROPERTY mn(nch_na25) w w 0

TRACE PROPERTY mn(nch_na25od) 110

TRACE PROPERTY mn(nch_na25od) w w 0

TRACE PROPERTY mn(nch_na25ud) 110

TRACE PROPERTY mn(nch_na25ud) w w 0

TRACE PROPERTY mn(nch_na33) 110

TRACE PROPERTY mn(nch_na33) w w 0

TRACE PROPERTY mn(nch_timer) 110

TRACE PROPERTY mn(nch_timer) w w 0

TRACE PROPERTY mn(nch_uhvt) 110

TRACE PROPERTY mn(nch_uhvt) w w 0

TRACE PROPERTY mn(nch_uhvt_dnw) 110

TRACE PROPERTY mn(nch uhvt dnw) ww0

TRACE PROPERTY mn(nch_ulvt) 110

TRACE PROPERTY mn(nch_ulvt) w w 0

TRACE PROPERTY mn(nch_ulvt_dnw) 110

TRACE PROPERTY mn(nch_ulvt_dnw) w w 0

TRACE PROPERTY mn(nch_w) 110

TRACE PROPERTY mn(nch_w) w w 0

TRACE PROPERTY mn(nch_w_lvt) 110

TRACE PROPERTY mn(nch_w_lvt) w w 0

TRACE PROPERTY mn(nchpd_dphcsr) 110

TRACE PROPERTY mn(nchpd_dphcsr) w w 0

```
TRACE PROPERTY mn(nchpd_dpsr) 110
```

TRACE PROPERTY mn(nchpg_hvtdpsr) 110

TRACE PROPERTY mn(nchpg hvtdpsr) w w 0

```
TRACE PROPERTY mn(nchpg_hvtsr) 110
```

TRACE PROPERTY mn(nchpg_hvtsr) w w 0

TRACE PROPERTY mn(nchpg_lpgdpsr) 110

TRACE PROPERTY mn(nchpg_lpgdpsr) w w 0

TRACE PROPERTY mn(nchpg_lpgsr) 110

TRACE PROPERTY mn(nchpg_lpgsr) w w 0

TRACE PROPERTY mn(nchpg_lpgtpsr) 110

TRACE PROPERTY mn(nchpg_lpgtpsr) w w 0

TRACE PROPERTY mn(nchpg_sr) 110

TRACE PROPERTY mn(nchpg_sr) w w 0

TRACE PROPERTY mn(nchpg_ulpdpsr) 110

TRACE PROPERTY mn(nchpg_ulpdpsr) w w 0

TRACE PROPERTY mn(nchpg_ulpsr) 110

TRACE PROPERTY mn(nchpg_ulpsr) w w 0

TRACE PROPERTY mn(nchpg_wisr) 110

TRACE PROPERTY mn(nchpg_wisr) w w 0

TRACE PROPERTY mn(nchpg_wosr) 110

TRACE PROPERTY mn(nchpg_wosr) w w 0

TRACE PROPERTY mp(pch) 110

TRACE PROPERTY mp(pch) w w 0

TRACE PROPERTY mp(pch_18) 110

TRACE PROPERTY mp(pch 18) w w 0

TRACE PROPERTY mp(pch_25) 110

TRACE PROPERTY mp(pch_25) w w 0

TRACE PROPERTY mp(pch_25od) 110

TRACE PROPERTY mp(pch_25od) w w 0

TRACE PROPERTY mp(pch_25ud) 110

TRACE PROPERTY mp(pch_25ud) w w 0

TRACE PROPERTY mp(pch_33) 110

TRACE PROPERTY mp(pch_33) w w 0

TRACE PROPERTY mp(pch_edc) 110

TRACE PROPERTY mp(pch_edc) w w 0

```
TRACE PROPERTY mp(pch_hvt) 110
```

TRACE PROPERTY mp(pch_hvt) w w 0

TRACE PROPERTY mp(pch_lpg) 110

TRACE PROPERTY mp(pch_lpg) w w 0

TRACE PROPERTY mp(pch_lpghvt) 110

TRACE PROPERTY mp(pch_lpghvt) w w 0

TRACE PROPERTY mp(pch_lvt) 110

TRACE PROPERTY mp(pch_lvt) w w 0

TRACE PROPERTY mp(pch_mlvt) 110

TRACE PROPERTY mp(pch_mlvt) w w 0

TRACE PROPERTY mp(pch_timer) 110

TRACE PROPERTY mp(pch_timer) w w 0

TRACE PROPERTY mp(pch_uhvt) 110

TRACE PROPERTY mp(pch_uhvt) w w 0

TRACE PROPERTY mp(pch_ulvt) 110

TRACE PROPERTY mp(pch_ulvt) w w 0

TRACE PROPERTY mp(pch_w) 110

TRACE PROPERTY mp(pch_w) w w 0

TRACE PROPERTY mp(pch_w_lvt) 110

TRACE PROPERTY mp(pch_w_lvt) w w 0

TRACE PROPERTY mp(pchpu_dphcsr) 110

TRACE PROPERTY mp(pchpu dphcsr) w w 0

TRACE PROPERTY mp(pchpu_dpsr) 110

TRACE PROPERTY mp(pchpu_dpsr) w w 0

TRACE PROPERTY mp(pchpu_hvtdphcsr) 110

TRACE PROPERTY mp(pchpu_hvtdphcsr) w w 0

TRACE PROPERTY mp(pchpu_hvtdpsr) 110

TRACE PROPERTY mp(pchpu_hvtdpsr) w w 0

TRACE PROPERTY mp(pchpu_hvtsr) 110

TRACE PROPERTY mp(pchpu_hvtsr) w w 0

TRACE PROPERTY mp(pchpu_lpgdpsr) 110

TRACE PROPERTY mp(pchpu_lpgdpsr) w w 0

```
TRACE PROPERTY mp(pchpu_lpgsr) 110
```

TRACE PROPERTY mp(pchpu_lpgsr) w w 0

TRACE PROPERTY mp(pchpu_lpgtpsr) 110

TRACE PROPERTY mp(pchpu_lpgtpsr) w w 0

TRACE PROPERTY mp(pchpu_sr) 110

TRACE PROPERTY mp(pchpu_sr) w w 0

TRACE PROPERTY mp(pchpu_ulpdpsr) 110

TRACE PROPERTY mp(pchpu_ulpdpsr) w w 0

TRACE PROPERTY mp(pchpu_ulpsr) 110

TRACE PROPERTY mp(pchpu_ulpsr) w w 0

TRACE PROPERTY mp(pchpu_wisr) 110

TRACE PROPERTY mp(pchpu_wisr) w w 0

TRACE PROPERTY mp(pchpu_wosr) 110

TRACE PROPERTY mp(pchpu_wosr) w w 0

TRACE PROPERTY q(npn10) a a 0

TRACE PROPERTY q(npn10_s) a a 0

TRACE PROPERTY q(npn2) a a 0

TRACE PROPERTY q(npn2_s) a a 0

TRACE PROPERTY q(npn5) a a 0

TRACE PROPERTY q(npn5_s) a a 0

TRACE PROPERTY q(pnp10) a a 0

TRACE PROPERTY q(pnp10_s) a a 0

TRACE PROPERTY q(pnp2) a a 0

TRACE PROPERTY q(pnp2_s) a a 0

TRACE PROPERTY q(pnp5) a a 0

TRACE PROPERTY q(pnp5_s) a a 0

TRACE PROPERTY d(ndio) a a 0

TRACE PROPERTY d(ndio_18) a a 0

TRACE PROPERTY d(ndio_25) a a 0

TRACE PROPERTY d(ndio 25od) a a 0

TRACE PROPERTY d(ndio 25ud) a a 0

TRACE PROPERTY d(ndio 33) a a 0

TRACE PROPERTY d(ndio_esd) a a 0

TRACE PROPERTY d(ndio_hvt) a a 0

TRACE PROPERTY d(ndio_lpg) a a 0

TRACE PROPERTY d(ndio_lpghvt) a a 0

TRACE PROPERTY d(ndio_lpgna) a a 0

TRACE PROPERTY d(ndio_lvt) a a 0

TRACE PROPERTY d(ndio_mlvt) a a 0

TRACE PROPERTY d(ndio_na) a a 0

TRACE PROPERTY d(ndio_na18) a a 0

TRACE PROPERTY d(ndio_na25) a a 0

TRACE PROPERTY d(ndio_na25od) a a 0

TRACE PROPERTY d(ndio_na25ud) a a 0

TRACE PROPERTY d(ndio_na33) a a 0

TRACE PROPERTY d(ndio_w) a a 0

TRACE PROPERTY d(nwdio) a a 0

TRACE PROPERTY d(nwdio_18) a a 0

TRACE PROPERTY d(nwdio_25) a a 0

TRACE PROPERTY d(nwdio_33) a a 0

TRACE PROPERTY d(pdio) a a 0

TRACE PROPERTY d(pdio_18) a a 0

TRACE PROPERTY d(pdio_25) a a 0

TRACE PROPERTY d(pdio_25od) a a 0

TRACE PROPERTY d(pdio_25ud) a a 0

TRACE PROPERTY d(pdio_33) a a 0

TRACE PROPERTY d(pdio_hvt) a a 0

TRACE PROPERTY d(pdio_lpg) a a 0

TRACE PROPERTY d(pdio_lpghvt) a a 0

TRACE PROPERTY d(pdio_lvt) a a 0

TRACE PROPERTY d(pdio_mlvt) a a 0

TRACE PROPERTY d(pdio_w) a a 0

TRACE PROPERTY crtmom_rf nv nv 0

TRACE PROPERTY crtmom_rf nh nh 0

TRACE PROPERTY crtmom_rf s s 0

TRACE PROPERTY crtmom_rf w w 0

TRACE PROPERTY crtmom_rf stm stm 0

TRACE PROPERTY crtmom_rf spm spm 0

TRACE PROPERTY crtmom nv nv 0

TRACE PROPERTY crtmom nh nh 0

TRACE PROPERTY crtmom ss0

TRACE PROPERTY crtmom ww0

TRACE PROPERTY crtmom stm stm 0

TRACE PROPERTY crtmom spm spm 0

TRACE PROPERTY crtmom_mx nv nv 0

TRACE PROPERTY crtmom_mx nh nh 0

TRACE PROPERTY crtmom_mx s s 0

TRACE PROPERTY crtmom_mx w w 0

TRACE PROPERTY crtmom mx stm stm 0

TRACE PROPERTY crtmom_mx spm spm 0

TRACE PROPERTY crtmom mx mf mf 0

TRACE PROPERTY lineap lr lr 0

TRACE PROPERTY lineap wr wr 0

TRACE PROPERTY lineap mr mr 0

TRACE PROPERTY lincap_25 lr lr 0

TRACE PROPERTY lineap 25 wr wr 0

TRACE PROPERTY lincap_25 mr mr 0

TRACE PROPERTY lincap_rf lr lr 0

TRACE PROPERTY lincap_rf wr wr 0

TRACE PROPERTY lineap_rf br br 0

TRACE PROPERTY lincap_rf gr gr 0

TRACE PROPERTY lincap_rf_25 lr lr 0

TRACE PROPERTY lincap_rf_25 wr wr 0

TRACE PROPERTY lineap rf 25 br br 0

TRACE PROPERTY lincap_rf_25 gr gr 0

TRACE PROPERTY lowcpad d0 lt lt 0

```
TRACE PROPERTY lowcpad_d0 wt wt 0
```

TRACE PROPERTY lowcpad_d0 lay lay 0

TRACE PROPERTY lowepad_d15 lt lt 0

TRACE PROPERTY lowcpad_d15 wt wt 0

TRACE PROPERTY lowcpad_d15 lay lay 0

TRACE PROPERTY lowcpad_d23 lt lt 0

TRACE PROPERTY lowcpad_d23 wt wt 0

TRACE PROPERTY lowcpad_d23 lay lay 0

TRACE PROPERTY mimcap_sin lt lt 0

TRACE PROPERTY mimcap_sin wt wt 0

TRACE PROPERTY mimcap_sin mimflag mimflag 0

TRACE PROPERTY mimcap_sin_3t lt lt 0

TRACE PROPERTY mimcap_sin_3t wt wt 0

TRACE PROPERTY mimcap_sin_3t lay lay 0

TRACE PROPERTY mimcap_sin_3t mimflag mimflag 0

TRACE PROPERTY mimcap_um_sin_rf lt lt 0

TRACE PROPERTY mimcap_um_sin_rf wt wt 0

TRACE PROPERTY mimcap_um_sin_rf mimflag mimflag 0

TRACE PROPERTY mimcap_woum_sin_rf lt lt 0

TRACE PROPERTY mimcap_woum_sin_rf wt wt 0

TRACE PROPERTY mimcap_woum_sin_rf lay lay 0

TRACE PROPERTY mimcap_woum_sin_rf mimflag mimflag 0

TRACE PROPERTY moscap_rf lr lr 0

TRACE PROPERTY moscap_rf wr wr 0

TRACE PROPERTY moscap rf br br 0

TRACE PROPERTY moscap_rf gr gr 0

TRACE PROPERTY moscap_rf18 lr lr 0

TRACE PROPERTY moscap_rf18 wr wr 0

TRACE PROPERTY moscap_rf18 br br 0

TRACE PROPERTY moscap_rf18 gr gr 0

TRACE PROPERTY moscap_rf18_nw lr lr 0

TRACE PROPERTY moscap_rf18_nw wr wr 0

```
TRACE PROPERTY moscap_rf18_nw br br 0
```

TRACE PROPERTY moscap_rf18_nw gr gr 0

TRACE PROPERTY moscap_rf25 lr lr 0

TRACE PROPERTY moscap_rf25 wr wr 0

TRACE PROPERTY moscap_rf25 br br 0

TRACE PROPERTY moscap_rf25 gr gr 0

TRACE PROPERTY moscap_rf25_nw lr lr 0

TRACE PROPERTY moscap_rf25_nw wr wr 0

TRACE PROPERTY moscap_rf25_nw br br 0

TRACE PROPERTY moscap_rf25_nw gr gr 0

TRACE PROPERTY moscap_rf33 lr lr 0

TRACE PROPERTY moscap_rf33 wr wr 0

TRACE PROPERTY moscap_rf33 br br 0

TRACE PROPERTY moscap_rf33 gr gr 0

TRACE PROPERTY moscap_rf33_nw lr lr 0

TRACE PROPERTY moscap_rf33_nw wr wr 0

TRACE PROPERTY moscap_rf33_nw br br 0

TRACE PROPERTY moscap_rf33_nw gr gr 0

TRACE PROPERTY moscap_rf_hvt lr lr 0

TRACE PROPERTY moscap_rf_hvt wr wr 0

TRACE PROPERTY moscap_rf_hvt br br 0

TRACE PROPERTY moscap rf hvt gr gr 0

TRACE PROPERTY moscap_rf_hvt_nw lr lr 0

TRACE PROPERTY moscap_rf_hvt_nw wr wr 0

TRACE PROPERTY moscap_rf_hvt_nw br br 0

TRACE PROPERTY moscap_rf_hvt_nw gr gr 0

TRACE PROPERTY moscap_rf_nw lr lr 0

TRACE PROPERTY moscap_rf_nw wr wr 0

TRACE PROPERTY moscap_rf_nw br br 0

TRACE PROPERTY moscap_rf_nw gr gr 0

TRACE PROPERTY ndio hia rf al al 0

TRACE PROPERTY ndio hia rf aw aw 0

TRACE PROPERTY nmos_rf wr wr 0

TRACE PROPERTY nmos_rf lr lr 0

TRACE PROPERTY nmos_rf nr nr 0

TRACE PROPERTY nmos_rf_18 wr wr 0

TRACE PROPERTY nmos_rf_18 lr lr 0

TRACE PROPERTY nmos_rf_18 nr nr 0

TRACE PROPERTY nmos_rf_18_6t wr wr 0

TRACE PROPERTY nmos_rf_18_6t lr lr 0

TRACE PROPERTY nmos_rf_18_6t nr nr 0

TRACE PROPERTY nmos_rf_18_nodnw wr wr 0

TRACE PROPERTY nmos_rf_18_nodnw lr lr 0

TRACE PROPERTY nmos_rf_18_nodnw nr nr 0

TRACE PROPERTY nmos_rf_25 wr wr 0

TRACE PROPERTY nmos_rf_25 lr lr 0

TRACE PROPERTY nmos rf 25 nr nr 0

TRACE PROPERTY nmos rf 25 6t wr wr 0

TRACE PROPERTY nmos rf 25 6t lr lr 0

TRACE PROPERTY nmos_rf_25_6t nr nr 0

TRACE PROPERTY nmos_rf_25_nodnw wr wr 0

TRACE PROPERTY nmos_rf_25_nodnw lr lr 0

TRACE PROPERTY nmos_rf_25_nodnw nr nr 0

TRACE PROPERTY nmos rf 25 nodnwod wr wr 0

TRACE PROPERTY nmos_rf_25_nodnwod lr lr 0

TRACE PROPERTY nmos_rf_25_nodnwod nr nr 0

TRACE PROPERTY nmos rf 25 nodnwud wr wr 0

TRACE PROPERTY nmos_rf_25_nodnwud lr lr 0

TRACE PROPERTY nmos_rf_25_nodnwud nr nr 0

TRACE PROPERTY nmos_rf_25od wr wr 0

TRACE PROPERTY nmos_rf_25od lr lr 0

TRACE PROPERTY nmos_rf_25od nr nr 0

TRACE PROPERTY nmos rf 25od33 6t wr wr 0

TRACE PROPERTY nmos rf 25od33 6t lr lr 0

TRACE PROPERTY nmos_rf_25od33_6t nr nr 0

TRACE PROPERTY nmos_rf_25ud wr wr 0

TRACE PROPERTY nmos_rf_25ud lr lr 0

TRACE PROPERTY nmos_rf_25ud nr nr 0

TRACE PROPERTY nmos_rf_25ud18_6t wr wr 0

TRACE PROPERTY nmos_rf_25ud18_6t lr lr 0

TRACE PROPERTY nmos_rf_25ud18_6t nr nr 0

TRACE PROPERTY nmos_rf_33 wr wr 0

TRACE PROPERTY nmos_rf_33 lr lr 0

TRACE PROPERTY nmos_rf_33 nr nr 0

TRACE PROPERTY nmos_rf_33_6t wr wr 0

TRACE PROPERTY nmos_rf_33_6t lr lr 0

TRACE PROPERTY nmos_rf_33_6t nr nr 0

TRACE PROPERTY nmos_rf_33_nodnw wr wr 0

TRACE PROPERTY nmos_rf_33_nodnw lr lr 0

TRACE PROPERTY nmos_rf_33_nodnw nr nr 0

TRACE PROPERTY nmos_rf_6t wr wr 0

TRACE PROPERTY nmos_rf_6t lr lr 0

TRACE PROPERTY nmos_rf_6t nr nr 0

TRACE PROPERTY nmos_rf_hvt wr wr 0

TRACE PROPERTY nmos rf hvt lr lr 0

TRACE PROPERTY nmos rf hvt nr nr 0

TRACE PROPERTY nmos_rf_hvt_6t wr wr 0

TRACE PROPERTY nmos_rf_hvt_6t lr lr 0

TRACE PROPERTY nmos rf hvt 6t nr nr 0

TRACE PROPERTY nmos_rf_hvt_nodnw wr wr 0

TRACE PROPERTY nmos_rf_hvt_nodnw lr lr 0

TRACE PROPERTY nmos_rf_hvt_nodnw nr nr 0

TRACE PROPERTY nmos_rf_lvt wr wr 0

TRACE PROPERTY nmos_rf_lvt lr lr 0

TRACE PROPERTY nmos rf lvt nr nr 0

TRACE PROPERTY nmos rf lvt 6t wr wr 0

```
TRACE PROPERTY nmos_rf_lvt_6t lr lr 0
```

TRACE PROPERTY nmos_rf_lvt_6t nr nr 0

TRACE PROPERTY nmos_rf_lvt_nodnw wr wr 0

TRACE PROPERTY nmos_rf_lvt_nodnw lr lr 0

TRACE PROPERTY nmos_rf_lvt_nodnw nr nr 0

TRACE PROPERTY nmos_rf_mlvt wr wr 0

TRACE PROPERTY nmos_rf_mlvt lr lr 0

TRACE PROPERTY nmos_rf_mlvt nr nr 0

TRACE PROPERTY nmos_rf_mlvt_6t wr wr 0

TRACE PROPERTY nmos_rf_mlvt_6t lr lr 0

TRACE PROPERTY nmos_rf_mlvt_6t nr nr 0

TRACE PROPERTY nmos_rf_mlvt_nodnw wr wr 0

TRACE PROPERTY nmos_rf_mlvt_nodnw lr lr 0

TRACE PROPERTY nmos_rf_mlvt_nodnw nr nr 0

TRACE PROPERTY nmos rf na18 wr wr 0

TRACE PROPERTY nmos_rf_na18 lr lr 0

TRACE PROPERTY nmos_rf_na18 nr nr 0

TRACE PROPERTY nmos_rf_nodnw wr wr 0

TRACE PROPERTY nmos_rf_nodnw lr lr 0

TRACE PROPERTY nmos_rf_nodnw nr nr 0

TRACE PROPERTY nmoscap wr wr 0

TRACE PROPERTY nmoscap lr lr 0

TRACE PROPERTY nmoscap_18 wr wr 0

TRACE PROPERTY nmoscap_18 lr lr 0

TRACE PROPERTY nmoscap_25 wr wr 0

TRACE PROPERTY nmoscap_25 lr lr 0

TRACE PROPERTY nmoscap_33 wr wr 0

TRACE PROPERTY nmoscap_33 lr lr 0

TRACE PROPERTY nmoscap_lpg wr wr 0

TRACE PROPERTY nmoscap_lpg lr lr 0

TRACE PROPERTY pdio_hia_rf al al 0

TRACE PROPERTY pdio hia rf aw aw 0

```
TRACE PROPERTY pmos_rf wr wr 0
```

TRACE PROPERTY pmos_rf lr lr 0

TRACE PROPERTY pmos_rf nr nr 0

TRACE PROPERTY pmos_rf_18 wr wr 0

TRACE PROPERTY pmos_rf_18 lr lr 0

TRACE PROPERTY pmos_rf_18 nr nr 0

TRACE PROPERTY pmos_rf_18_5t wr wr 0

TRACE PROPERTY pmos_rf_18_5t lr lr 0

TRACE PROPERTY pmos_rf_18_5t nr nr 0

TRACE PROPERTY pmos_rf_18_nw wr wr 0

TRACE PROPERTY pmos_rf_18_nw lr lr 0

TRACE PROPERTY pmos_rf_18_nw nr nr 0

TRACE PROPERTY pmos_rf_18_nw_5t wr wr 0

TRACE PROPERTY pmos_rf_18_nw_5t lr lr 0

TRACE PROPERTY pmos_rf_18_nw_5t nr nr 0

TRACE PROPERTY pmos_rf_25 wr wr 0

TRACE PROPERTY pmos rf 25 lr lr 0

TRACE PROPERTY pmos_rf_25 nr nr 0

TRACE PROPERTY pmos_rf_25_5t wr wr 0

TRACE PROPERTY pmos_rf_25_5t lr lr 0

TRACE PROPERTY pmos_rf_25_5t nr nr 0

TRACE PROPERTY pmos rf 25 nw wr wr 0

TRACE PROPERTY pmos rf 25 nw lr lr 0

TRACE PROPERTY pmos_rf_25_nw nr nr 0

TRACE PROPERTY pmos_rf_25_nw_5t wr wr 0

TRACE PROPERTY pmos_rf_25_nw_5t lr lr 0

TRACE PROPERTY pmos_rf_25_nw_5t nr nr 0

TRACE PROPERTY pmos_rf_25_nwod wr wr 0

TRACE PROPERTY pmos_rf_25_nwod lr lr 0

TRACE PROPERTY pmos_rf_25_nwod nr nr 0

TRACE PROPERTY pmos rf 25 nwud wr wr 0

TRACE PROPERTY pmos rf 25 nwud lr lr 0

```
TRACE PROPERTY pmos_rf_25_nwud nr nr 0
```

TRACE PROPERTY pmos_rf_25od wr wr 0

TRACE PROPERTY pmos_rf_25od lr lr 0

TRACE PROPERTY pmos_rf_25od nr nr 0

TRACE PROPERTY pmos_rf_25od33_5t wr wr 0

TRACE PROPERTY pmos_rf_25od33_5t lr lr 0

TRACE PROPERTY pmos_rf_25od33_5t nr nr 0

TRACE PROPERTY pmos_rf_25od33_nw_5t wr wr 0

TRACE PROPERTY pmos_rf_25od33_nw_5t lr lr 0

TRACE PROPERTY pmos_rf_25od33_nw_5t nr nr 0

TRACE PROPERTY pmos_rf_25ud wr wr 0

TRACE PROPERTY pmos_rf_25ud lr lr 0

TRACE PROPERTY pmos_rf_25ud nr nr 0

TRACE PROPERTY pmos_rf_25ud18_5t wr wr 0

TRACE PROPERTY pmos_rf_25ud18_5t lr lr 0

TRACE PROPERTY pmos_rf_25ud18_5t nr nr 0

TRACE PROPERTY pmos_rf_25ud18_nw_5t wr wr 0

TRACE PROPERTY pmos_rf_25ud18_nw_5t lr lr 0

TRACE PROPERTY pmos_rf_25ud18_nw_5t nr nr 0

TRACE PROPERTY pmos_rf_33 wr wr 0

TRACE PROPERTY pmos_rf_33 lr lr 0

TRACE PROPERTY pmos rf 33 nr nr 0

TRACE PROPERTY pmos_rf_33_5t wr wr 0

TRACE PROPERTY pmos_rf_33_5t lr lr 0

TRACE PROPERTY pmos rf 33 5t nr nr 0

TRACE PROPERTY pmos_rf_33_nw wr wr 0

TRACE PROPERTY pmos_rf_33_nw lr lr 0

TRACE PROPERTY pmos_rf_33_nw nr nr 0

TRACE PROPERTY pmos_rf_33_nw_5t wr wr 0

TRACE PROPERTY pmos_rf_33_nw_5t lr lr 0

TRACE PROPERTY pmos rf 33 nw 5t nr nr 0

TRACE PROPERTY pmos rf 5t wr wr 0

```
TRACE PROPERTY pmos_rf_5t lr lr 0
```

TRACE PROPERTY pmos_rf_5t nr nr 0

TRACE PROPERTY pmos_rf_hvt wr wr 0

TRACE PROPERTY pmos_rf_hvt lr lr 0

TRACE PROPERTY pmos_rf_hvt nr nr 0

TRACE PROPERTY pmos_rf_hvt_5t wr wr 0

TRACE PROPERTY pmos_rf_hvt_5t lr lr 0

TRACE PROPERTY pmos_rf_hvt_5t nr nr 0

TRACE PROPERTY pmos_rf_hvt_nw wr wr 0

TRACE PROPERTY pmos_rf_hvt_nw lr lr 0

TRACE PROPERTY pmos_rf_hvt_nw nr nr 0

TRACE PROPERTY pmos_rf_hvt_nw_5t wr wr 0

TRACE PROPERTY pmos_rf_hvt_nw_5t lr lr 0

TRACE PROPERTY pmos_rf_hvt_nw_5t nr nr 0

TRACE PROPERTY pmos_rf_lvt wr wr 0

TRACE PROPERTY pmos rf lvt lr lr 0

TRACE PROPERTY pmos_rf_lvt nr nr 0

TRACE PROPERTY pmos_rf_lvt_5t wr wr 0

TRACE PROPERTY pmos_rf_lvt_5t lr lr 0

TRACE PROPERTY pmos_rf_lvt_5t nr nr 0

TRACE PROPERTY pmos_rf_lvt_nw wr wr 0

TRACE PROPERTY pmos rf lvt nw lr lr 0

TRACE PROPERTY pmos_rf_lvt_nw nr nr 0

TRACE PROPERTY pmos_rf_lvt_nw_5t wr wr 0

TRACE PROPERTY pmos_rf_lvt_nw_5t lr lr 0

TRACE PROPERTY pmos_rf_lvt_nw_5t nr nr 0

TRACE PROPERTY pmos_rf_mlvt wr wr 0

TRACE PROPERTY pmos_rf_mlvt lr lr 0

TRACE PROPERTY pmos_rf_mlvt nr nr 0

TRACE PROPERTY pmos_rf_mlvt_5t wr wr 0

TRACE PROPERTY pmos_rf_mlvt_5t lr lr 0

TRACE PROPERTY pmos rf mlvt 5t nr nr 0

```
TRACE PROPERTY pmos_rf_mlvt_nw wr wr 0
```

TRACE PROPERTY pmos_rf_mlvt_nw lr lr 0

TRACE PROPERTY pmos_rf_mlvt_nw nr nr 0

TRACE PROPERTY pmos_rf_mlvt_nw_5t wr wr 0

TRACE PROPERTY pmos_rf_mlvt_nw_5t lr lr 0

TRACE PROPERTY pmos_rf_mlvt_nw_5t nr nr 0

TRACE PROPERTY pmos_rf_nw wr wr 0

TRACE PROPERTY pmos_rf_nw lr lr 0

TRACE PROPERTY pmos_rf_nw nr nr 0

TRACE PROPERTY pmos_rf_nw_5t wr wr 0

TRACE PROPERTY pmos_rf_nw_5t lr lr 0

TRACE PROPERTY pmos_rf_nw_5t nr nr 0

TRACE PROPERTY pmoscap_rf lr lr 0

TRACE PROPERTY pmoscap_rf wr wr 0

TRACE PROPERTY pmoscap_rf br br 0

TRACE PROPERTY pmoscap_rf gr gr 0

TRACE PROPERTY pmoscap_rf18 lr lr 0

TRACE PROPERTY pmoscap_rf18 wr wr 0

TRACE PROPERTY pmoscap_rf18 br br 0

TRACE PROPERTY pmoscap_rf18 gr gr 0

TRACE PROPERTY pmoscap_rf25 lr lr 0

TRACE PROPERTY pmoscap rf25 wr wr 0

TRACE PROPERTY pmoscap_rf25 br br 0

TRACE PROPERTY pmoscap_rf25 gr gr 0

TRACE PROPERTY probe1 a a 0

TRACE PROPERTY probe1 pj pj 0

TRACE PROPERTY probe2 a a 0

TRACE PROPERTY probe2 pj pj 0

TRACE PROPERTY probe3 a a 0

TRACE PROPERTY probe3 pj pj 0

TRACE PROPERTY probe4 a a 0

TRACE PROPERTY probe4 pj pj 0

TRACE PROPERTY probe5 a a 0

TRACE PROPERTY probe5 pj pj 0

TRACE PROPERTY probe6 a a 0

TRACE PROPERTY probe6 pj pj 0

TRACE PROPERTY probe7 a a 0

TRACE PROPERTY probe7 pj pj 0

TRACE PROPERTY rm1 w w 0

TRACE PROPERTY rm1 110

TRACE PROPERTY rm10 ww0

TRACE PROPERTY rm10 110

TRACE PROPERTY rm2 w w 0

TRACE PROPERTY rm2 110

TRACE PROPERTY rm3 ww0

TRACE PROPERTY rm3 110

TRACE PROPERTY rm4 ww0

TRACE PROPERTY rm4 110

TRACE PROPERTY rm5 w w 0

TRACE PROPERTY rm5 110

TRACE PROPERTY rm6 ww0

TRACE PROPERTY rm6 110

TRACE PROPERTY rm7 w w 0

TRACE PROPERTY rm7 110

TRACE PROPERTY rm8 ww0

TRACE PROPERTY rm8 110

TRACE PROPERTY rm9 ww0

TRACE PROPERTY rm9 110

TRACE PROPERTY rnodl 110

TRACE PROPERTY rnodl ww0

TRACE PROPERTY rnodl_m lr lr 0

TRACE PROPERTY rnodl_m wr wr 0

TRACE PROPERTY rnods 110

TRACE PROPERTY rnods ww0

TRACE PROPERTY rnods_m lr lr 0

TRACE PROPERTY rnods_m wr wr 0

TRACE PROPERTY rnodwo 110

TRACE PROPERTY rnodwo ww0

TRACE PROPERTY rnodwo_m lr lr 0

TRACE PROPERTY rnodwo_m wr wr 0

TRACE PROPERTY rnpolyl 110

TRACE PROPERTY rnpolyl w w 0

TRACE PROPERTY rnpolyl_m lr lr 0

TRACE PROPERTY rnpolyl_m wr wr 0

TRACE PROPERTY rnpolys 110

TRACE PROPERTY rnpolys ww0

TRACE PROPERTY rnpolys_m lr lr 0

TRACE PROPERTY rnpolys_m wr wr 0

TRACE PROPERTY rnpolywo 110

TRACE PROPERTY rnpolywo ww0

TRACE PROPERTY rnpolywo_m lr lr 0

TRACE PROPERTY rnpolywo_m wr wr 0

TRACE PROPERTY rnwod 110

TRACE PROPERTY rnwod ww0

TRACE PROPERTY rnwod_m lr lr 0

TRACE PROPERTY rnwod m wr wr 0

TRACE PROPERTY rnwsti 110

TRACE PROPERTY rnwsti w w 0

TRACE PROPERTY rnwsti m lr lr 0

TRACE PROPERTY rnwsti_m wr wr 0

TRACE PROPERTY rpodl 110

TRACE PROPERTY rpodl ww0

TRACE PROPERTY rpodl_m lr lr 0

TRACE PROPERTY rpodl_m wr wr 0

TRACE PROPERTY rpods 110

TRACE PROPERTY rpods ww0

TRACE PROPERTY rpods_m lr lr 0

TRACE PROPERTY rpods_m wr wr 0

TRACE PROPERTY rpodwo 110

TRACE PROPERTY rpodwo w w 0

TRACE PROPERTY rpodwo_m lr lr 0

TRACE PROPERTY rpodwo_m wr wr 0

TRACE PROPERTY rppolyl 110

TRACE PROPERTY rppolyl w w 0

TRACE PROPERTY rppolyl_m lr lr 0

TRACE PROPERTY rppolyl_m wr wr 0

TRACE PROPERTY rppolyl_rf w w 0

TRACE PROPERTY rppolyl_rf 110

TRACE PROPERTY rppolys 110

TRACE PROPERTY rppolys ww0

TRACE PROPERTY rppolys_m lr lr 0

TRACE PROPERTY rppolys_m wr wr 0

TRACE PROPERTY rppolys_rf w w 0

TRACE PROPERTY rppolys_rf 110

TRACE PROPERTY rppolywo 110

TRACE PROPERTY rppolywo w w 0

TRACE PROPERTY rppolywo_m lr lr 0

TRACE PROPERTY rppolywo m wr wr 0

TRACE PROPERTY rppolywo_rf w w 0

TRACE PROPERTY rppolywo_rf 110

TRACE PROPERTY sbd rf nf nf 0

TRACE PROPERTY sbd rf ww0

TRACE PROPERTY sbd_rf 110

TRACE PROPERTY sbd_rf_nw nf nf 0

TRACE PROPERTY sbd rf nw ww0

TRACE PROPERTY sbd_rf_nw 110

TRACE PROPERTY spiral_std_mu_z lay lay 0

TRACE PROPERTY spiral_std_mu_z w w 0.05

```
TRACE PROPERTY spiral_std_mu_z nr nr 0
TRACE PROPERTY spiral_std_mu_z rad rad 0
TRACE PROPERTY spiral_std_mu_z gdis gdis 0
TRACE PROPERTY spiral_std_mu_z spacing spacing 0
TRACE PROPERTY spiral_sym_ct_mu_z lay lay 0
TRACE PROPERTY spiral_sym_ct_mu_z w w 0.05
TRACE PROPERTY spiral_sym_ct_mu_z nr nr 0
TRACE PROPERTY spiral_sym_ct_mu_z rad rad 0
TRACE PROPERTY spiral_sym_ct_mu_z gdis gdis 0
TRACE PROPERTY spiral_sym_ct_mu_z spacing spacing 0
TRACE PROPERTY spiral_sym_mu_z lay lay 0
TRACE PROPERTY spiral_sym_mu_z w w 0.05
TRACE PROPERTY spiral_sym_mu_z nr nr 0
TRACE PROPERTY spiral_sym_mu_z rad rad 0
TRACE PROPERTY spiral_sym_mu_z gdis gdis 0
TRACE PROPERTY spiral_sym_mu_z spacing spacing 0
TRACE PROPERTY xjvar w w 0
TRACE PROPERTY xjvar 110
TRACE PROPERTY xjvar nr nr 0
TRACE PROPERTY xjvar_nw ww0
```

CELL COMPARISON RESULTS (TOP LEVEL)

```
# ############### _ _ _ _
# # # * *
# # CORRECT #
```

TRACE PROPERTY xjvar_nw 110

TRACE PROPERTY xjvar nw nr nr 0

Warning: Unbalanced smashed mosfets were matched.

Warning: Ambiguity points were found and resolved arbitrarily.

LAYOUT CELL NAME: a_32_decoder_2_2

SOURCE CELL NAME: a_32_decoder_2_2

INITIAL NUMBERS OF OBJECTS

Layout Source Component Type

Ports: 44 44

Nets: 796 796

Instances: 3880 3712 * MN (4 pins)

3880 3712 * MP (4 pins)

Total Inst: 7760 7424

NUMBERS OF OBJECTS AFTER TRANSFORMATION

Layout Source Component Type

Ports: 44 44

Nets: 100 100

Instances: 44 44 _invv (4 pins)

36 36 _pup2v (4 pins)

8 8 _pup3v (5 pins)

664 664 _sdw2v (4 pins)

16 16 _sdw3v (5 pins)

Total Inst: 768 768

* = Number of objects in layout different from number in source.

INFORMATION AND WARNINGS

Matched Matched Unmatched Component

Layout Source Layout Source Type

Ports: 44 44 0 0

Nets: 100 100 0 0

Instances: 44 44 0 0 _invv

8	8	0	0 _pup3v
664	664	0	0 _sdw2v
16	16	0	0 _sdw3v

Total Inst: 768 768 0 0

o Statistics:

6408 layout mos transistors were reduced to 208.

6200 mos transistors were deleted by parallel reduction.

6048 source mos transistors were reduced to 184.

5864 mos transistors were deleted by parallel reduction.

64 instances were matched arbitrarily.

o Initial Correspondence Points:

Ports: VDD VSS A0 A1 A1B A0B A4 A3 A2 A4B A3B A2B O32 O31 O30 O29 O28 O27 O26 O25 O24

O23 O22 O21 O20 O19 O18 O17 O16 O15 O14 O13 O12 O11 O10 O9 O8 O7 O6 O5 O4 O3 O2

01

o Ambiguity Resolution Points:

(Each one of the following objects belongs to a group of indistinguishable objects.

The listed objects were matched arbitrarily by the Ambiguity Resolution feature of LVS.

Arbitrary matching may be prevented by assigning names to these objects or to adjacent nets).

Layout **Source Instances** $(_sdw2v)$ $(_sdw2v)$ **Devices:** X19/X24/M15(6.490,-316.085) MN(nch) XI269/XI3/MMU3_1-M_u4 MN(nch) X19/X24/M14(6.205,-316.085) MN(nch) XI269/XI3/MMU3_1-M_u3 MN(nch) $(_sdw2v)$ $(_sdw2v)$ **Devices:** X19/X24/M13(5.945,-316.085) MN(nch) XI269/XI3/MMU3_0-M_u3 MN(nch) X19/X24/M12(5.685,-316.085) MN(nch) XI269/XI3/MMU3 0-M u4 MN(nch) $(_sdw2v)$ (sdw2v)**Devices:** X19/X24/M11(5.445,-316.085) MN(nch) XI269/XI0/MMI25 MN(nch) X19/X24/M10(5.255,-316.085) MN(nch) XI269/XI0/MMI26 MN(nch) (sdw2v)(sdw2v)**Devices:** X19/X24/M4(3.695,-316.085) MN(nch) XI269/XI0/MMI28 MN(nch) X19/X24/M5(3.955,-316.085) MN(nch) XI269/XI0/MMI27 MN(nch) $(_sdw2v)$ $(_sdw2v)$ **Devices:** X19/X24/M3(3.435,-316.085) MN(nch) XI269/XI0/MMI24 MN(nch) X19/X24/M2(3.175,-316.085) MN(nch) XI269/XI0/MMI23 MN(nch) (sdw2v)(sdw2v)

Devices: X19/X24/M0(2.655,-316.085) MN(nch) XI269/XI0/MMI21 MN(nch) X19/X24/M1(2.915,-316.085) MN(nch) XI269/XI0/MMI22 MN(nch) $(_sdw2v)$ (sdw2v)**Devices:** X19/X23/M14(6.205,-316.655) MN(nch) XI269/XI0/MMI17 MN(nch) X19/X23/M15(6.490,-316.655) MN(nch) XI269/XI0/MMI20 MN(nch) $(_sdw2v)$ $(_sdw2v)$ **Devices:** X19/X23/M13(5.945,-316.655) MN(nch) XI269/XI0/MMI19 MN(nch) X19/X23/M12(5.685,-316.655) MN(nch) XI269/XI0/MMI18 MN(nch) (sdw2v)(sdw2v)**Devices:** X19/X23/M11(5.445,-316.655) MN(nch) XI269/XI1/MMI25 MN(nch) X19/X23/M10(5.255,-316.655) MN(nch) XI269/XI1/MMI26 MN(nch) $(_sdw2v)$ $(_sdw2v)$ **Devices:** X19/X23/M4(3.695,-316.655) MN(nch) XI269/XI1/MMI28 MN(nch) X19/X23/M5(3.955,-316.655) MN(nch) X1269/X11/MMI27 MN(nch) (sdw2v)(sdw2v)**Devices:** X19/X23/M3(3.435,-316.655) MN(nch) XI269/XI1/MMI24 MN(nch) XI269/XI1/MMI23 MN(nch) X19/X23/M2(3.175,-316.655) MN(nch) (sdw2v)(sdw2v)**Devices:**

XI269/XI1/MMI21 MN(nch)

X19/X23/M0(2.655,-316.655) MN(nch)

X19/X23/M1(2.915,-316.655) MN(nch) XI269/XI1/MMI22 MN(nch)

 $(_sdw2v)$ $(_sdw2v)$

Devices:

X19/X22/M2(3.025,-319.685) MN(nch) X1269/X11/MMI17 MN(nch)

X19/X22/M3(2.765,-319.685) MN(nch) XI269/XI1/MMI20 MN(nch)

 $(_sdw2v)$ $(_sdw2v)$

Devices:

X19/X24/M8(4.735,-315.925) MN(nch) X1269/XI0/MMI36 MN(nch)

X19/X24/M9(4.995,-315.925) MN(nch) XI269/XI0/MMI35 MN(nch)

 $(_sdw2v)$ $(_sdw2v)$

Devices:

X19/X24/M6(4.215,-315.925) MN(nch) XI269/XI0/MMI30 MN(nch)

X19/X24/M7(4.475,-315.925) MN(nch) XI269/XI0/MMI29 MN(nch)

 $(_sdw2v)$ $(_sdw2v)$

Devices:

X19/X23/M8(4.735,-316.815) MN(nch) X1269/X11/MMI36 MN(nch)

X19/X23/M9(4.995,-316.815) MN(nch) XI269/XI1/MMI35 MN(nch)

 $(_sdw2v)$ $(_sdw2v)$

Devices:

X27/X24/M15(6.490,-156.085) MN(nch) XI268/XI3/MMU3_1-M_u4 MN(nch)

X27/X24/M14(6.205,-156.085) MN(nch) XI268/XI3/MMU3_1-M_u3 MN(nch)

 $(_sdw2v)$ $(_sdw2v)$

Devices:

X27/X24/M13(5.945,-156.085) MN(nch) X1268/X13/MMU3_0-M_u3 MN(nch)

X27/X24/M12(5.685,-156.085) MN(nch) X1268/X13/MMU3 0-M u4 MN(nch)

(_sdw2v)	$(_sdw2v)$	
Devices:		
X27/X24/M11(5.445,-156.085) MN	N(nch)	XI268/XI0/MMI25 MN(nch)
X27/X24/M10(5.255,-156.085) MN	N(nch)	XI268/XI0/MMI26 MN(nch)
(_sdw2v)	$(_sdw2v)$	
Devices:		
X27/X24/M4(3.695,-156.085) MN	(nch)	XI268/XI0/MMI28 MN(nch)
X27/X24/M5(3.955,-156.085) MN	(nch)	XI268/XI0/MMI27 MN(nch)
(_sdw2v)	$(_sdw2v)$	
Devices:		
X27/X24/M3(3.435,-156.085) MN	(nch)	XI268/XI0/MMI24 MN(nch)
X27/X24/M2(3.175,-156.085) MN	(nch)	XI268/XI0/MMI23 MN(nch)
(_sdw2v)	$(_sdw2v)$	
Devices:		
X27/X24/M0(2.655,-156.085) MN	(nch)	XI268/XI0/MMI21 MN(nch)
X27/X24/M1(2.915,-156.085) MN	(nch)	XI268/XI0/MMI22 MN(nch)
(_sdw2v)	$(_sdw2v)$	
Devices:		
X27/X23/M14(6.205,-156.655) MN	N(nch)	XI268/XI0/MMI17 MN(nch)
X27/X23/M15(6.490,-156.655) MN	N(nch)	XI268/XI0/MMI20 MN(nch)
(_sdw2v)	$(_sdw2v)$	
Devices:		
X27/X23/M13(5.945,-156.655) MN	N(nch)	XI268/XI0/MMI19 MN(nch)
X27/X23/M12(5.685,-156.655) MN	N(nch)	XI268/XI0/MMI18 MN(nch)
(_sdw2v)	$(_sdw2v)$	
Devices:		

X27/X23/M11(5.445,-156.655) MN(nch) XI268/XI1/MMI25 MN(nch) X27/X23/M10(5.255,-156.655) MN(nch) XI268/XI1/MMI26 MN(nch) $(_sdw2v)$ $(_sdw2v)$ **Devices:** XI268/XI1/MMI28 MN(nch) X27/X23/M4(3.695,-156.655) MN(nch) X27/X23/M5(3.955,-156.655) MN(nch) XI268/XI1/MMI27 MN(nch) $(_sdw2v)$ $(_sdw2v)$ **Devices:** X27/X23/M3(3.435,-156.655) MN(nch) XI268/XI1/MMI24 MN(nch) X27/X23/M2(3.175,-156.655) MN(nch) XI268/XI1/MMI23 MN(nch) $(_sdw2v)$ (sdw2v)**Devices:** X27/X23/M0(2.655,-156.655) MN(nch) XI268/XI1/MMI21 MN(nch) X27/X23/M1(2.915,-156.655) MN(nch) XI268/XI1/MMI22 MN(nch) $(_sdw2v)$ (sdw2v)**Devices:** X27/X22/M2(3.025,-159.685) MN(nch) XI268/XI1/MMI17 MN(nch) X27/X22/M3(2.765,-159.685) MN(nch) XI268/XI1/MMI20 MN(nch) (sdw2v)(sdw2v)**Devices:** X27/X24/M8(4.735,-155.925) MN(nch) XI268/XI0/MMI36 MN(nch) X27/X24/M9(4.995,-155.925) MN(nch) XI268/XI0/MMI35 MN(nch) (sdw2v)(sdw2v)**Devices:** X27/X24/M6(4.215,-155.925) MN(nch) XI268/XI0/MMI30 MN(nch) X27/X24/M7(4.475,-155.925) MN(nch) XI268/XI0/MMI29 MN(nch)

 $(_sdw2v)$ $(_sdw2v)$ **Devices:** X27/X23/M8(4.735,-156.815) MN(nch) XI268/XI1/MMI36 MN(nch) X27/X23/M9(4.995,-156.815) MN(nch) XI268/XI1/MMI35 MN(nch) $(_sdw2v)$ $(_sdw2v)$ **Devices:** X15/X24/M15(6.490,-396.085) MN(nch) XI266/XI3/MMU3_1-M_u4 MN(nch) X15/X24/M14(6.205,-396.085) MN(nch) XI266/XI3/MMU3_1-M_u3 MN(nch) $(_sdw2v)$ (sdw2v)**Devices:** X15/X24/M13(5.945,-396.085) MN(nch) XI266/XI3/MMU3_0-M_u3 MN(nch) X15/X24/M12(5.685,-396.085) MN(nch) XI266/XI3/MMU3 0-M u4 MN(nch) $(_sdw2v)$ (sdw2v)**Devices:** X15/X24/M11(5.445,-396.085) MN(nch) XI266/XI0/MMI25 MN(nch) X15/X24/M10(5.255,-396.085) MN(nch) XI266/XI0/MMI26 MN(nch) (sdw2v)(sdw2v)**Devices:** X15/X24/M4(3.695,-396.085) MN(nch) XI266/XI0/MMI28 MN(nch) X15/X24/M5(3.955,-396.085) MN(nch) XI266/XI0/MMI27 MN(nch) $(_sdw2v)$ $(_sdw2v)$ **Devices:** X15/X24/M3(3.435,-396.085) MN(nch) XI266/XI0/MMI24 MN(nch) X15/X24/M2(3.175,-396.085) MN(nch) XI266/XI0/MMI23 MN(nch) (sdw2v)(sdw2v)

Devices: X15/X24/M0(2.655,-396.085) MN(nch) XI266/XI0/MMI21 MN(nch) X15/X24/M1(2.915,-396.085) MN(nch) XI266/XI0/MMI22 MN(nch) $(_sdw2v)$ (sdw2v)**Devices:** X15/X23/M14(6.205,-396.655) MN(nch) XI266/XI0/MMI17 MN(nch) X15/X23/M15(6.490,-396.655) MN(nch) XI266/XI0/MMI20 MN(nch) $(_sdw2v)$ $(_sdw2v)$ **Devices:** X15/X23/M13(5.945,-396.655) MN(nch) XI266/XI0/MMI19 MN(nch) X15/X23/M12(5.685,-396.655) MN(nch) XI266/XI0/MMI18 MN(nch) (sdw2v)(sdw2v)**Devices:** X15/X23/M11(5.445,-396.655) MN(nch) XI266/XI1/MMI25 MN(nch) X15/X23/M10(5.255,-396.655) MN(nch) XI266/XI1/MMI26 MN(nch) $(_sdw2v)$ $(_sdw2v)$ **Devices:** X15/X23/M4(3.695,-396.655) MN(nch) XI266/XI1/MMI28 MN(nch) X15/X23/M5(3.955,-396.655) MN(nch) X1266/X11/MMI27 MN(nch) (sdw2v)(sdw2v)**Devices:** X15/X23/M3(3.435,-396.655) MN(nch) XI266/XI1/MMI24 MN(nch) X15/X23/M2(3.175,-396.655) MN(nch) XI266/XI1/MMI23 MN(nch) (sdw2v)(sdw2v)**Devices:**

XI266/XI1/MMI21 MN(nch)

X15/X23/M0(2.655,-396.655) MN(nch)

X15/X23/M1(2.915,-396.655) MN(nch) XI266/XI1/MMI22 MN(nch)

 $(_sdw2v)$ $(_sdw2v)$

Devices:

X15/X22/M2(3.025,-399.685) MN(nch) XI266/XI1/MMI17 MN(nch)

X15/X22/M3(2.765,-399.685) MN(nch) XI266/XI1/MMI20 MN(nch)

 $(_sdw2v)$ $(_sdw2v)$

Devices:

X15/X24/M8(4.735,-395.925) MN(nch) X1266/XI0/MMI36 MN(nch)

X15/X24/M9(4.995,-395.925) MN(nch) XI266/XI0/MMI35 MN(nch)

 $(_sdw2v)$ $(_sdw2v)$

Devices:

X15/X24/M6(4.215,-395.925) MN(nch) X1266/XI0/MMI30 MN(nch)

X15/X24/M7(4.475,-395.925) MN(nch) XI266/XI0/MMI29 MN(nch)

 $(_sdw2v)$ $(_sdw2v)$

Devices:

X15/X23/M8(4.735,-396.815) MN(nch) X1266/X11/MMI36 MN(nch)

X15/X23/M9(4.995,-396.815) MN(nch) XI266/XI1/MMI35 MN(nch)

 $(_sdw2v)$ $(_sdw2v)$

Devices:

X13/X24/M15(6.490,-436.085) MN(nch) XI264/XI3/MMU3_1-M_u4 MN(nch)

X13/X24/M14(6.205,-436.085) MN(nch) XI264/XI3/MMU3_1-M_u3 MN(nch)

 $(_sdw2v)$ $(_sdw2v)$

Devices:

X13/X24/M13(5.945,-436.085) MN(nch) X1264/X13/MMU3_0-M_u3 MN(nch)

X13/X24/M12(5.685,-436.085) MN(nch) X1264/X13/MMU3 0-M u4 MN(nch)

o Matched Mosfets Which Have Been Unequally Reduced:

X3/M40(-46.635,179.770)	XI132/XI0/MMI0-M_u2
X3/M65(-40.915,182.700)	XI132/XI1/MMI1-M_u2
X3/M64(-41.175,182.700)	** missing smashed mosfet **
X3/M63(-41.435,182.700)	** missing smashed mosfet **
X3/M62(-41.695,182.700)	** missing smashed mosfet **
X3/M61(-41.955,182.700)	** missing smashed mosfet **
X3/M60(-42.215,182.700)	** missing smashed mosfet **
X3/M59(-42.475,182.700)	** missing smashed mosfet **
X3/M58(-42.735,182.700)	** missing smashed mosfet **
X3/M37(-46.895,179.770)	XI132/XI0/MMI0-M_u3
X3/M57(-43.255,182.700)	XI132/XI1/MMI1-M_u3
X3/M56(-43.515,182.700)	** missing smashed mosfet **
X3/M55(-43.775,182.700)	** missing smashed mosfet **
X3/M54(-44.035,182.700)	** missing smashed mosfet **
X3/M53(-44.295,182.700)	** missing smashed mosfet **
X3/M52(-44.555,182.700)	** missing smashed mosfet **
X3/M51(-44.815,182.700)	** missing smashed mosfet **
X3/M50(-45.075,182.700)	** missing smashed mosfet **
X3/M34(-47.155,179.770)	XI132/XI0/MMI0-M_u1
X3/M49(-45.335,182.700)	XI132/XI1/MMI1-M_u1
X3/M48(-45.595,182.700)	** missing smashed mosfet **
X3/M47(-45.855,182.700)	** missing smashed mosfet **
X3/M45(-46.115,182.700)	** missing smashed mosfet **
X3/M43(-46.375,182.700)	** missing smashed mosfet **
X3/M41(-46.635,182.700)	** missing smashed mosfet **

** missing smashed mosfet **
** missing smashed mosfet **
XI137/XI0/MMI0-M_u2
XI137/XI1/MMI1-M_u2
** missing smashed mosfet **
XI137/XI0/MMI0-M_u3
XI137/XI1/MMI1-M_u3
** missing smashed mosfet **
XI137/XI0/MMI0-M_u1
XI137/XI1/MMI1-M_u1
** missing smashed mosfet **

*******	**********************
********	*****
	SUMMARY

*********	******
Fotal CPU Time: 0	sec
Fotal Elapsed Time: 0	
rotai Elapseu Time. 0	Sec .