

ECE1388 VLSI Design Methodology  
Project-2 Report  
Basamsetty Sai Anirudh(1006042747)

## Q. 1.1 Solution Calculation of propagation delay

The method of Logical Effort [Sutherland99] provides a simple method “on the back of an envelope” to choose the best topology and number of stages of logic for a function. Based on the linear delay model, it allows the designer to quickly estimate the best number of stages for a path, the minimum possible delay for the given topology, and the gate sizes that achieve this delay.

The minimum possible delay of an N stage path with path effort F and path parasitic delay(P) is

$$D = N(F)^{1/N} + P$$


In general, the normalized delay of a gate can be expressed in units of  $\tau_{as}$

$$d = f + p$$

p is the parasitic delay inherent to the gate when no load is attached. f is the effort delay or stage effort that depends on the complexity and fanout of the gate:

$$f = gh$$

① NAND-5 - INV



①

$N=2$

$G = \frac{7}{3} \times 1 = \frac{7}{3}$

$H = \frac{192}{60} = 3.2$

$F = GBH = 119.44$

$\hat{f} = \sqrt{F}$

$= \sqrt{119.44}$

$\hat{f} = 10.93$


$P = 5 + 1 = 6$

$D = N \times \hat{f} + P$

$D = 27.86$

---

② INV - NAND 5 - INV



②

$N=3$

$G = 1 \times \frac{7}{3} \times 1 = \frac{7}{3}$

$H = \frac{192}{60} = 3.2$

$F = GBH = 119.46$


$\hat{f} = \sqrt[3]{119.46} = 4.925$

$P = 1 + 5 + 1 = 7$

$D = N \times \hat{f} + P = 21.775$

---

③ INV - INV - NAND - 5 - INV



③

$N=4$

$G = 1 \times 1 \times \frac{7}{3} \times 1 = \frac{7}{3}$

$H = \frac{192}{60} = 3.2$

$F = GBH = 119.46$

$\hat{f} = \sqrt[4]{119.46}$

$= 3.3$

$P = 1 + 1 + 5 + 1 = 8$


$D = N \times \hat{f} + P$

$= 21.2$



UNIVERSITY OF  
TORONTO

④ NAND-2 / 3-INV - NAND2-INV.



The branch with NAND-3  
has highest delay.

for branch-1

$$N=4.$$

$$G=16/9$$

$$H=3.2.$$

$$f=91.022.$$

$$\hat{f}=3.088.$$

$$P=6$$

$$D=18.352.$$

branch-2.

$$N=4$$

$$G=20/9.$$

$$H=3.2$$


$$F=113.77.$$

$$\hat{f}=3.26$$

$$P=3+1+2+1=7.$$

$$D=20.04$$

⑤ NAND2 / 3-INV - NAND2-INV (with predecoder)



$$N=4.$$

$$G=20/9.$$

$$H=3.2.$$

B Value varies due to branching difference.

But rest all values tend to ~~for~~ be same as ④

$$N=4.$$

$$G=20/9.$$

$$H=3.2.$$

$$F=113.77$$

$$P=7$$


$$D=20.04$$



Scanned with  
CamScanner

⑥ INV-NAND2/NAND3 - INV - NAND2 - INV.

②




Branch-1

$$\begin{aligned}
 N &= 5 \\
 G &= 16/9 \\
 H &= 3.2 \\
 B &= 16 \\
 F &= 91.022 \\
 \hat{f} &= \sqrt[5]{91.022} = 2.46 \\
 P &= 7 \\
 D &= 19.3
 \end{aligned}$$

Branch-2

$$\begin{aligned}
 N &= 5 \\
 G &= 20/9 \\
 B &= 16 \\
 H &= 16/9 \\
 F &= 113.77 \\
 \hat{f} &= 2.57 \\
 P &= 8 \checkmark \\
 D &= 20.85 \checkmark
 \end{aligned}$$








$$\begin{aligned}
 N &= 6 \\
 H &= 3.2 \\
 B &= 16 \\
 F &= 16.96 \times 16/9 = 91.022 \\
 \hat{f} &= \sqrt[6]{91.022} = 2.12 \\
 P &= 8 \\
 D &= 6.2 \times 12.5 + 8 = 20.72
 \end{aligned}$$


$$\begin{aligned}
 N &= 6 \\
 G &= 1 \times 1 \times 5/3 \times 1 \times 4/3 \times 1 = 20/9 \\
 H &= 3.2 \quad B = 16 \quad F = 113.77 \\
 \hat{f} &= \sqrt[6]{113.77} = 2.201 \\
 P &= 9 \\
 D &= 23.64
 \end{aligned}$$

The transistor sizings can be obtained by working backward based on input capacitances of each gate.

$$C_{in} = C_{out_i} * g_i / f_{cap}$$

## GATE SIZING






## Q 1.2 Area Estimation using Stick Diagrams

Equations to calculate the stick diagrams are given by:


$$\text{Area} = \text{Width} * \text{Length}$$

$$\text{Width} = \text{Horizontal Wires} * 8 \lambda + (\text{Largest Gate Sizing}) + 4 \lambda$$


$$\text{Length} = \text{No of Vertical lines} * 8 \lambda$$




Stick Diagram of NAND5-INV




Stick Diagram of INV-NAND5-INV




Stick diagram of NAND2/3-INV-NAND2-INV



**Stick Diagram of INV-INV-NAND5-INV**



**Stick Diagram of INV-INV-NAND2/3-INV-NAND2-INV**



**Stick Diagram of INV-NAND2/3-INV-NAND2-INV**



Area	
$\lambda^2$	$\mu\text{m}^2$
<u>123904</u>	<u>111.51</u>
376012.8	338.411
770048	693.04
383918	345.52
312576	281.31
638064.64	574.258
890081	801.07

### Q 1.3 Average Dynamic Power Dissipation

$$P_{\text{switching}} = \alpha C V_{DD}^2 f$$

From the question

$f = 1 \text{ Mhz}$

$V_{DD} = 1 \text{ V}$

$\alpha_i = P_i \cdot P_i'$  (Switching Factor)

Gate	$P_Y$
AND2	$P_A P_B$
AND3	$P_A P_B P_C$
OR2	$1 - \bar{P}_A \bar{P}_B$
NAND2	$1 - P_A P_B$
NOR2	$\bar{P}_A \bar{P}_B$
XOR2	$P_A \bar{P}_B + \bar{P}_A P_B$

The above table shows the different values of  $\alpha$  for different gates

(1)

The output capacitance of unit size inverter is

$$\begin{aligned}C_{out}(N MOS) &= \frac{C_{d(stored)} + C_{diff} \times 120 \times 10^{-9}}{10^6} \\&= \frac{(0.76 + 1.28) \times 120 \times 10^{-3}}{10^6} \\&= \boxed{0.244 \text{ fF}}\end{aligned}$$

$$\begin{aligned}C_{out}(P MOS) &= \frac{C_{d(stored)} + C_{diff} \times 240 \times 10^{-9}}{10^6} \\&= \frac{0.73 + 1.253 \times 240 \times 10^{-3}}{10^6} \\&= 0.4752\end{aligned}$$


$$\begin{aligned}C_{out \text{ of unit sized inverter}} &= 0.244 + 0.4752 \text{ fF} \\&= \boxed{0.719 \text{ fF}}\end{aligned}$$

The capacitance of unit sized inverter =

$$\begin{aligned}C_{in} &= C_g (Pmos \text{ width} + N MOS \text{ width}) \\&= \boxed{0.385 \text{ fF}}\end{aligned}$$



UNIVERSITY OF  
TORONTO



$$A_{in} = 17.56 \times 0.38 \text{ fF} \\ = 6.68 \text{ fF}$$

$$T_A = \frac{31}{32}$$

$$\alpha = \frac{31}{1024}$$

$$\text{Power at } n_1 = \alpha C V_{dd}^2 \times f \\ = \frac{31}{1024} \times 6.67 \times 10^{-15} \times \frac{1}{32} \times 10^6 \\ = \cancel{3.166 \text{ nW}} \quad 0.201 \text{ nW}$$

Power of inv

$$C = 192 \times 0.38$$

$$P_{inv} = \alpha C V_{dd}^2 f$$

$$= \frac{31}{1024} \times 72.96 \times 10^{-15} \times 10^6 \\ = 2.208$$


$$\text{Total power} = 2.409 \text{ nW}$$

$$\text{for } 32 = 77.024 \text{ nW}$$



UNIVERSITY OF  
TORONTO

INV - NAND - INV



$$C = 18.469 \times 0.37 = 7.018 \text{ fF}$$

$$X = \frac{1}{2}$$

$$P_{n1} = X C V_{dd}^2 f$$

$$= \frac{1}{2} \times 7.018 \times 10^{-15} \times 10^6$$

$$= 3.505 \text{ nF}$$

At  $n_2$

$$C = 38.98 \times 0.38 \times 10^{-15} \text{ fF}$$

$$C = 14.812 \text{ fF}$$

$$X = \frac{31}{1024}, \quad P_A \cdot P_B = \frac{1}{32} \times \frac{31}{32}$$

$$P_{n2} = X C V_{dd}^2 f$$

$$= 0.448 \text{ nF}$$

At  $n_3$

$$C = 19.2 \times 0.38$$


$$X = \frac{31}{1024}$$

$$P_{n3} = 2.20 \text{ nW}$$

$$\text{Total power} = 6.185 \text{ nW}$$

$$\text{For } 32 = 197.92 \text{ nW}$$

③ INV-INV-N-S-INV



$$n_1 \quad C = 12.36 \times 0.38 \times 1^2 \times 1 \times 10^9 \\ = 4.799$$

$$X = \frac{1}{2} \quad P_{n1} = 0.5 \times 4.799 \times 10^{15} \times 10^{-6} \\ = \boxed{2.399 \text{ nW}}$$

$$n_2 \quad C = 40.93 \times 0.38 = 15.55 \text{ fF}$$

$$X = 0.5$$

$$P_{n2} = X V_{dd}^2 C f \\ = 7.77 \text{ nW}$$

$$n_4 \quad C = 192 \times 0.38 \text{ fF} \\ = 72.96 \text{ fF}$$

$$X = \frac{31}{1024}$$

$$P_{n4} = 2.208 \text{ nW}$$

$$n_3 \quad C = 58 \times 0.38 \text{ fF} \\ = 22.04 \text{ fF}$$

$$X = \frac{31}{1024}$$


$$P_{n3} = \frac{31}{1024} \times 22.04 \times 10^{-9} \\ = \boxed{0.66 \text{ nW}}$$

$$\text{Total power} = 13.05 \text{ nW}$$

$$\text{For Decoder } (13.05 \text{ nW}) \times 32 \\ = \boxed{416.96 \text{ nW}}$$



UNIVERSITY OF  
TORONTO



$$C = 2905$$

$$K = 7/64$$

$$P_{n1} = 0.317 \text{ nW}$$

$$n_2 = C = 2446$$

$$P = 1.01 \text{ nW}$$

$$n_3 \quad C = 58.805 \times 0.38 \text{ ff}$$

$$= 223 \text{ ff}$$

$$K = \frac{31}{1024}$$

$$n_4 = 192 \times 0.38 \text{ ff}$$

$$= 72.96$$

$$P = 2.208 \text{ nW}$$

$$n_3 = 26.46 \times 0.38 \text{ ff}$$

$$K = \frac{31}{1024}$$


$$P_{n3} = 0.080 \text{ nW}$$

$$P_{n4} = 0.36$$

$$\text{Total power} = 6.06 \text{ nW}$$

$$\text{Total power} = 20.7 \text{ nW}$$

⑤



$n_1$

$$C_1 = 80 \times 0.39 \\ = 11.4 \text{ fF}$$

$$P = 2.13 \text{ nW}$$

$$n_2 = 59 \times 0.38$$

$$K = 3/6$$

$$P = 4.203 \text{ nW}$$

$n_3$ :


$$C = 24 \times 0.39 \\ = 0.27 \text{ nW}$$

$$n_4 = 29.95 \times 0.38 \\ = 11.22 \text{ fF}$$

$$K = 7/64$$

$$P = 1.228 \text{ nW}$$

$$\text{Total Power} = 25.32 + 4.34 + 80 \\ = \boxed{148.72}$$



$$n_1 = C = 8.259 \times 0.38$$

$$K = 0.5$$

$$P = 1.56$$

$$n_2: C = 18.179 \times 0.38$$

$$= 6.907$$

$$K = 0.5$$

$$P = 3.45 \text{ nW}$$

$$n_3: C = 24.008 \times 0.38$$

$$= 9.12$$

$$P = 0.997 \text{ nW}$$

$$n_4 = 52.84 \times 0.38$$

$$= 20.07 \text{ nW}$$

$$K = \frac{1}{64}$$

$$\text{For } 32.642.26 \text{ nW}$$

$$n_5 = 81.23 \times 0.38$$

$$K = \frac{31}{1024}$$

$$P = 1.008 \text{ nW}$$

n6.

P.

$$C = 7.12 \times 0.38 = 2.7$$

$$P = 1.35 \text{ nW}$$

$$n_7: C = 15.62 \times 0.38 = 5.93 \text{ fF}$$

$$K = \frac{3}{8}$$

$$P = 2.22 \text{ nW}$$

$$n_8: C = 9.469 \text{ fF}$$

$$K = \frac{3}{8}$$

$$P = 3.55 \text{ nW}$$

$$\text{Total power} = 20.7 \text{ nW}$$

Scanned with CamScanner

The predecoder circuit has same values as 5 but due to branching effort there is difference in capacitance and the total power is 148.72nW



## Q 1.4 Solution Table

Design	N	G	P	D	Area		Pd	PD
					$\lambda^2$	$\mu m^2$		
NAND5-INV	2	2.33	6	27.86	103322	90.29	77.024nW	2145.8nWsec
INV-NAND5-INV	3	2.33	7	27.76	323394	291.05	197.92nW	5494.25nWsec
INV-INV-NAND5-INV	4	2.33	8	21.2	667648	600	416.96nW	8838.5nWsec
NAND2/3-INV-NAND2-INV	4	2.22	7	20.04	372224	335	193.92nW	3886.1568nWsec
NAND2/3-INV-NAND2-INV (with predecoder)	4	2.22	7	<b>20.04</b>	306688	276	148.72nW	2980.34nWsec
INV-NAND2/3-INV-NAND2-INV	5	2.22	8	20.85	620661	558.59	93.92nW	1958.232nWsec
INV-INV-NAND2/3-INV-NAND2-INV	6	2.22	9	22.19	901795	811.6	95.616nW	2121.71nWsec

The smallest area was for NAND5-INV : (90.29 $\mu m^2$ )

The smallest delay was for NAND2/3-INV-NAND2-INV (with predecoder) : 20.04 $\mu s$

The smallest power was for NAND5-INV: 77.024  $\mu W$

**Number of Stages(N):**

The number of stages can be defined as the number of gates that are connected in series.

**Path Logical Effort(G):**

The logical effort of a gate is defined as the ratio of the input capacitance of the gate to the input the capacitance of an inverter that can deliver the same output current.

Gate type	Number of inputs				
	1	2	3	4	n
Inverter	1				
NAND		4/3	5/3	6/3	(n+2)/3
NOR		5/3	7/3	9/3	(2n+1)/3
Tristate / mux	2	2	2	2	2
XOR, XNOR		4, 4	6, 12, 6	8, 16, 16, 8	

Table showing Logical effort values for different gates

**Path parasitic delay:**

It is an intrinsic delay of the gate and can be found by considering the gate driving no load.

**Path delay:**

Path delay is the sum of the path effort delay (D) and path parasitic delay(P).

**Dynamic power:**

Dynamic power arises from the switching of the load.


$$P_{\text{switching}} = \alpha C V_{DD}^2 f$$

## Q 2.1 Schematic and Simulations


From question 1 the drive strengths for each logic gate in the decoder design with predecoder circuit were found using the following formula

$$\text{Drive Strength}(x) = \text{cin}/g$$


Logical Gate	Drive Strength
NAND-2	22
INVERTER	60
NAND-3	9
INVERTER	28
NAND-2	18
INVERTER	58

**Schematics of Individual logic gates based on drive strengths**


Schematic of 2 input NAND of drive strength 22




Schematic of Inverter of drive strength 60




Schematic of 3 input NAND of drive strength 9



Schematic of Inverter of drive strength 30




Schematic of 2-input NAND of drive strength 18




Schematic of Inverter of drive strength 58


## Stage-2 of hierarchy




Schematic of 3-NAND and Inverter



Schematic of 2-NAND and inverter




Schematic of 2 NAND and inverter 60




Schematic of 32 bit decoder design with a predecoder circuit.

## Testbench



Schematic of 32 bit decoder test bench

For the test bench an output load capacitor of 138f F was used and shaping inverters were used at input stage.




The figure shows the output of the 32-bit Decoder

## Q 2.2 Delay measurement

The propagation delay can be calculated by calculating the difference between input and output waveforms.







Screenshot of calculated delay

The propagation delay was found to be 56.24p sec.

## Q 2.3 Simulated value for the total power dissipation



Screenshot of Average current waveform



Screenshot of Value of current

The power is given as  $P=V \cdot I$


The voltage is 1v

So the total power is  $25.69 \mu W$


## Q 2.4 Static power measurement

Static power is consumed even when a chip is not switching.

All the sources are changed to DC sources of 1V to measure the static power.



The figure shows the Static current Graph.



**Screenshot of measured Static current value**

$$\text{Power} = V \cdot i$$

$$= 1\text{V} \cdot 24.2\mu\text{A}$$

$$= 24.28\mu\text{W}$$

**Therefore the simulated static power is 24.28uW**

## **Q 2.5 Dynamic power calculation**


**Total power = Static Power + Dynamic Power**

**Dynamic power = Total power - Static power**


$$25.69 - 24.28 = 1.39\mu\text{W}$$

**Therefore the calculated dynamic power is 1.01uW**


## **Q 3.1 Layout**




The layout of NAND2 of drive strength 18




The layout of NAND2 of drive strength 22



**The layout of Inverter of drive strength 28**



**Layout of NAND 3 of drive strength 9**




**The layout of the inverter of drive strength 58**






Layout of an inverter of drive strength 60


Stage-2




Layout of nand2-inverter



**Layout of Nand2-Inverter**




**The layout of Nand2- inverter**




**The layout of the 32-bit Decoder**



## DRC check



LVS report(Complete LVS report has been enclosed under appendix at the end)



#####

```
##                                ##
##    CALIBRE SYSTEM    ##
##                                ##
##    LVS REPORT    ##
##                                ##
#####
```

**REPORT FILE NAME:**     a\_32\_decoder\_2\_2.lvs.report

**LAYOUT NAME:**         /nfs/ug/homes-  
1/b/basamset/IC6CRN65GP/./CalibreLVS/a\_32\_decoder\_2\_2.sp ('a\_32\_decoder\_2\_2')

**SOURCE NAME:**        /nfs/ug/homes-  
1/b/basamset/IC6CRN65GP/./CalibreLVS/a\_32\_decoder\_2\_2.src.net ('a\_32\_decoder\_2\_2')

**RULE FILE:**            /nfs/ug/homes-1/b/basamset/IC6CRN65GP/./CalibreLVS/\_calibre.lvs\_

**CREATION TIME:**       Fri Oct 25 13:48:10 2019

**CURRENT DIRECTORY:**   /nfs/ug/homes-1/b/basamset/IC6CRN65GP/CalibreLVS

**USER NAME:**           basamset

**CALIBRE VERSION:**     v2014.3\_35.26   Wed Oct 1 13:01:36 PDT 2014

## OVERALL COMPARISON RESULTS

```
#    #####    _ _
#    #        #    *  *
# #    #    CORRECT    #    |
##    #        #    \_/_
```

# #####

**Warning: Unbalanced smashed mosfets were matched.**

**Warning: Ambiguity points were found and resolved arbitrarily.**

\*\*\*\*\*  
\*\*\*\*\*

### CELL SUMMARY

\*\*\*\*\*  
\*\*\*\*\*

Result	Layout	Source
-----	-----	-----
CORRECT	a_32_decoder_2_2	a_32_decoder_2_2

### Q 3.2 Extracted view



**Screenshot of Extracted View**

## Test bench for extracted view






Figure shows schematic of extracted view symbol and testbench

## Total power measurement




Screenshot of Total current graph




Screenshot of average total current value

## Static power measurement



Screenshot of the static current graph



Screenshot of the average value of static current value

**Delay= 65.55ps**

**Static power dissipation=24.28uW**

**Dynamic power dissipation=1.67uW**

**Total power= 25.95uW**

### **Q 3.3 Comparision of values**

<b>Design Type</b>	<b>Delay</b>	<b>Static power dissipation</b>	<b>Dynamic Power Dissipation</b>	<b>Total Power</b>
<b>Calculated</b>		<b>-</b>	<b>0.14872uW</b>	<b>-</b>
<b>Schematic</b>	<b>56.24ps</b>	<b>24.38uW</b>	<b>1.01uW</b>	<b>25.69uW</b>
<b>Extracted</b>	<b>65.55ps</b>	<b>23.28uW</b>	<b>1.67uW</b>	<b>25.95uW</b>

**The observed differences in delays and powers are due to additional resistances and capacitances of wires in the circuit.**

## **Appendix**

```
#####  
##                               ##  
##   CALIBRE SYSTEM   ##  
##                               ##  
##   LVS REPORT      ##  
##                               ##  
#####
```

**REPORT FILE NAME:**     **a\_32\_decoder\_2\_2.lvs.report**

**LAYOUT NAME:**         **/nfs/ug/homes-**  
**1/b/basamset/IC6CRN65GP/./CalibreLVS/a\_32\_decoder\_2\_2.sp ('a\_32\_decoder\_2\_2')**

**SOURCE NAME:** /nfs/ug/homes-1/b/basamset/IC6CRN65GP/./CalibreLVS/a\_32\_decoder\_2\_2.src.net ('a\_32\_decoder\_2\_2')  
**RULE FILE:** /nfs/ug/homes-1/b/basamset/IC6CRN65GP/./CalibreLVS/\_calibre.lvs\_  
**CREATION TIME:** Fri Oct 25 13:48:10 2019  
**CURRENT DIRECTORY:** /nfs/ug/homes-1/b/basamset/IC6CRN65GP/CalibreLVS  
**USER NAME:** basamset  
**CALIBRE VERSION:** v2014.3\_35.26 Wed Oct 1 13:01:36 PDT 2014

## OVERALL COMPARISON RESULTS

```
# ##### _ _
# # # * *
# # # CORRECT # |
## # # \_/_/
# #####
```

**Warning:** Unbalanced smashed mosfets were matched.

**Warning:** Ambiguity points were found and resolved arbitrarily.

\*\*\*\*\*  
\*\*\*\*\*

## CELL SUMMARY

\*\*\*\*\*  
\*\*\*\*\*

Result	Layout	Source
-----	-----	-----

**CORRECT      a\_32\_decoder\_2\_2      a\_32\_decoder\_2\_2**

\*\*\*\*\*  
\*\*\*\*\*

### **LVS PARAMETERS**

\*\*\*\*\*  
\*\*\*\*\*

#### **o LVS Setup:**

**// LVS COMPONENT TYPE PROPERTY**

**// LVS COMPONENT SUBTYPE PROPERTY**

**// LVS PIN NAME PROPERTY**

**LVS POWER NAME                      "AHVDD" "AHVddb" "AHVDDG" "AHVDDR"  
"AHVDDWELL" "AVDD" "AVddb" "AVddbG" "AVDDG" "AVDDR"**

**"AVDWELL" "DHVDD" "DVDD" "HVDDWELL" "TACVDD"  
"TAVD33" "TAVD33PST" "TAVDD" "TAVDDPST"**

**"VD33" "VDD" "VDD5V" "VDDG" "VDDM" "VDDPST"  
"VDDSA" "VDWELL"**

**LVS GROUND NAME                      "AGND" "AHVSS" "AHVSSB" "AHVSSG"  
"AHVSSR" "AHVSSUB" "AVSS" "AVSSB" "AVSSBG" "AVSSG"**

**"AVSSR" "AVSSUB" "DHVSS" "DVSS" "GND" "HVSSUB"  
"TAVSS" "TAVSSPST" "VS33" "VSS" "VSSG"**

**"VSSM" "VSSPST" "VSSUB"**

**LVS CELL SUPPLY                      NO**

**LVS RECOGNIZE GATES                      ALL**

**LVS IGNORE PORTS                      NO**

**LVS CHECK PORT NAMES                      YES**

**LVS IGNORE TRIVIAL NAMED PORTS      NO**

**LVS BUILTIN DEVICE PIN SWAP              YES**

**LVS ALL CAPACITOR PINS SWAPPABLE      YES**

**LVS DISCARD PINS BY DEVICE              NO**



LVS SOFT SUBSTRATE PINS	NO
LVS INJECT LOGIC	YES
LVS EXPAND UNBALANCED CELLS	YES
LVS FLATTEN INSIDE CELL	NO
LVS EXPAND SEED PROMOTIONS	NO
LVS PRESERVE PARAMETERIZED CELLS	NO
LVS GLOBALS ARE PORTS	YES
LVS REVERSE WL	NO
LVS SPICE PREFER PINS	YES
LVS SPICE SLASH IS SPACE	YES
LVS SPICE ALLOW FLOATING PINS	YES
// LVS SPICE ALLOW INLINE PARAMETERS	
LVS SPICE ALLOW UNQUOTED STRINGS	NO
LVS SPICE CONDITIONAL LDD	NO
LVS SPICE CULL PRIMITIVE SUBCIRCUITS	NO
LVS SPICE IMPLIED MOS AREA	NO
// LVS SPICE MULTIPLIER NAME	
LVS SPICE OVERRIDE GLOBALS	NO
LVS SPICE REDEFINE PARAM	NO
LVS SPICE REPLICATE DEVICES	NO
LVS SPICE SCALE X PARAMETERS	NO
LVS SPICE STRICT WL	NO
// LVS SPICE OPTION	
LVS STRICT SUBTYPES	NO
LVS EXACT SUBTYPES	NO
LAYOUT CASE	YES
SOURCE CASE	YES
LVS COMPARE CASE	NAMES TYPES
LVS DOWNCASE DEVICE	NO
LVS REPORT MAXIMUM	50
LVS PROPERTY RESOLUTION MAXIMUM	65536
// LVS SIGNATURE MAXIMUM	

**// LVS FILTER UNUSED OPTION**

**// LVS REPORT OPTION**

**LVS REPORT UNITS                      YES**

**// LVS NON USER NAME PORT**

**// LVS NON USER NAME NET**

**// LVS NON USER NAME INSTANCE**

**// LVS IGNORE DEVICE PIN**

**// Device Type Map**

**LVS DEVICE TYPE                      RESISTOR "rm1" "rm10" "rm2" "rm3" "rm4" "rm5"**  
**"rm6" "rm7" "rm8" "rm9" "rnodl" "rnodl\_m"**  
**"rnodl" "rnodl\_m" "rnodwo" "rnodwo\_m" "rnpolyl"**  
**"rnpolyl\_m" "rnpolys"**  
**"rnpolys\_m" "rnpolywo" "rnpolywo\_m" "rnwod" "rnwod\_m"**  
**"rnwsti" "rnwsti\_m"**  
**"rpodl" "rpodl\_m" "rpods" "rpods\_m" "rpodwo" "rpodwo\_m"**  
**"rppolyl" "rppolyl\_m"**  
**"rppolyl\_rf" "rppolys" "rppolys\_m" "rppolys\_rf" "rppolywo"**  
**"rppolywo\_m"**  
**"rppolywo\_rf" [ POS=PLUS NEG=MINUS ] SOURCE**

**LAYOUT**

**// Reduction**

**LVS REDUCE SERIES MOS                      NO**  
**LVS REDUCE PARALLEL MOS                      YES**  
**LVS REDUCE SEMI SERIES MOS                      NO**  
**LVS REDUCE SPLIT GATES                      NO**  
**LVS REDUCE PARALLEL BIPOLAR                      YES**  
**LVS REDUCE SERIES CAPACITORS                      YES**  
**LVS REDUCE PARALLEL CAPACITORS                      YES**  
**LVS REDUCE SERIES RESISTORS                      YES**  
**LVS REDUCE PARALLEL RESISTORS                      YES**

**LVS REDUCE PARALLEL DIODES            YES**

**LVS REDUCE   rnwsti\_m   PARALLEL [ TOLERANCE lr 0 ]**

**LVS REDUCE   rnwsti\_m   SERIES PLUS MINUS [ TOLERANCE wr 0 ]**

**LVS REDUCE   rnwod\_m   PARALLEL [ TOLERANCE lr 0 ]**

**LVS REDUCE   rnwod\_m   SERIES PLUS MINUS [ TOLERANCE wr 0 ]**

**LVS REDUCE   rpodwo\_m   PARALLEL [ TOLERANCE lr 0 ]**

**LVS REDUCE   rpodwo\_m   SERIES PLUS MINUS [ TOLERANCE wr 0 ]**

**LVS REDUCE   rnodwo\_m   PARALLEL [ TOLERANCE lr 0 ]**

**LVS REDUCE   rnodwo\_m   SERIES PLUS MINUS [ TOLERANCE wr 0 ]**

**LVS REDUCE   rpodl\_m   PARALLEL [ TOLERANCE lr 0 ]**

**LVS REDUCE   rpodl\_m   SERIES PLUS MINUS [ TOLERANCE wr 0 ]**

**LVS REDUCE   rnodl\_m   PARALLEL [ TOLERANCE lr 0 ]**

**LVS REDUCE   rnodl\_m   SERIES PLUS MINUS [ TOLERANCE wr 0 ]**

**LVS REDUCE   rpods\_m   PARALLEL [ TOLERANCE lr 0 ]**

**LVS REDUCE   rpods\_m   SERIES PLUS MINUS [ TOLERANCE wr 0 ]**

**LVS REDUCE   rnods\_m   PARALLEL [ TOLERANCE lr 0 ]**

**LVS REDUCE   rnods\_m   SERIES PLUS MINUS [ TOLERANCE wr 0 ]**

**LVS REDUCE   rppolys\_m   PARALLEL [ TOLERANCE lr 0 ]**

**LVS REDUCE   rppolys\_m   SERIES PLUS MINUS [ TOLERANCE wr 0 ]**

**LVS REDUCE   rnpolys\_m   PARALLEL [ TOLERANCE lr 0 ]**

**LVS REDUCE   rnpolys\_m   SERIES PLUS MINUS [ TOLERANCE wr 0 ]**

**LVS REDUCE   rppolyl\_m   PARALLEL [ TOLERANCE lr 0 ]**

**LVS REDUCE   rppolyl\_m   SERIES PLUS MINUS [ TOLERANCE wr 0 ]**

**LVS REDUCE   rnpolyl\_m   PARALLEL [ TOLERANCE lr 0 ]**

**LVS REDUCE   rnpolyl\_m   SERIES PLUS MINUS [ TOLERANCE wr 0 ]**

**LVS REDUCE   rppolywo\_m   PARALLEL [ TOLERANCE lr 0 ]**

**LVS REDUCE   rppolywo\_m   SERIES PLUS MINUS [ TOLERANCE wr 0 ]**

**LVS REDUCE   rnpolywo\_m   PARALLEL [ TOLERANCE lr 0 ]**

**LVS REDUCE   rnpolywo\_m   SERIES PLUS MINUS [ TOLERANCE wr 0 ]**

**LVS REDUCE   rppolyl\_rf   PARALLEL NO**

**LVS REDUCE   rppolyl\_rf   SERIES PLUS MINUS NO**

LVS REDUCE rppolys\_rf PARALLEL NO  
LVS REDUCE rppolys\_rf SERIES PLUS MINUS NO  
LVS REDUCE rppolywo\_rf PARALLEL NO  
LVS REDUCE rppolywo\_rf SERIES PLUS MINUS NO  
LVS REDUCTION PRIORITY PARALLEL

LVS SHORT EQUIVALENT NODES NO

// Trace Property

TRACE PROPERTY lddp(pch\_hv25\_spw) 110  
TRACE PROPERTY lddp(pch\_hv25\_spw) w w 0  
TRACE PROPERTY lddn(nch\_hv25\_sdnw) 110  
TRACE PROPERTY lddn(nch\_hv25\_sdnw) w w 0  
TRACE PROPERTY lddn(nch\_hv25\_snw) 110  
TRACE PROPERTY lddn(nch\_hv25\_snw) w w 0  
TRACE PROPERTY mn(nch) 110  
TRACE PROPERTY mn(nch) w w 0  
TRACE PROPERTY mn(nch\_18) 110  
TRACE PROPERTY mn(nch\_18) w w 0  
TRACE PROPERTY mn(nch\_18\_dnw) 110  
TRACE PROPERTY mn(nch\_18\_dnw) w w 0  
TRACE PROPERTY mn(nch\_25) 110  
TRACE PROPERTY mn(nch\_25) w w 0  
TRACE PROPERTY mn(nch\_25\_dnw) 110  
TRACE PROPERTY mn(nch\_25\_dnw) w w 0  
TRACE PROPERTY mn(nch\_25\_dnwod) 110  
TRACE PROPERTY mn(nch\_25\_dnwod) w w 0  
TRACE PROPERTY mn(nch\_25\_dnwud) 110  
TRACE PROPERTY mn(nch\_25\_dnwud) w w 0  
TRACE PROPERTY mn(nch\_25od) 110  
TRACE PROPERTY mn(nch\_25od) w w 0

TRACE PROPERTY mn(nch\_25ud) 110  
TRACE PROPERTY mn(nch\_25ud) w w 0  
TRACE PROPERTY mn(nch\_33) 110  
TRACE PROPERTY mn(nch\_33) w w 0  
TRACE PROPERTY mn(nch\_33\_dnw) 110  
TRACE PROPERTY mn(nch\_33\_dnw) w w 0  
TRACE PROPERTY mn(nch\_dnw) 110  
TRACE PROPERTY mn(nch\_dnw) w w 0  
TRACE PROPERTY mn(nch\_dnw\_1tr) 110  
TRACE PROPERTY mn(nch\_dnw\_1tr) w w 0  
TRACE PROPERTY mn(nch\_dnw\_w) 110  
TRACE PROPERTY mn(nch\_dnw\_w) w w 0  
TRACE PROPERTY mn(nch\_dnw\_w\_lvt) 110  
TRACE PROPERTY mn(nch\_dnw\_w\_lvt) w w 0  
TRACE PROPERTY mn(nch\_esd18) 110  
TRACE PROPERTY mn(nch\_esd18) w w 0  
TRACE PROPERTY mn(nch\_esd18\_dnw) 110  
TRACE PROPERTY mn(nch\_esd18\_dnw) w w 0  
TRACE PROPERTY mn(nch\_hvt) 110  
TRACE PROPERTY mn(nch\_hvt) w w 0  
TRACE PROPERTY mn(nch\_hvt\_dnw) 110  
TRACE PROPERTY mn(nch\_hvt\_dnw) w w 0  
TRACE PROPERTY mn(nch\_lpg) 110  
TRACE PROPERTY mn(nch\_lpg) w w 0  
TRACE PROPERTY mn(nch\_lpghvt) 110  
TRACE PROPERTY mn(nch\_lpghvt) w w 0  
TRACE PROPERTY mn(nch\_lpgna) 110  
TRACE PROPERTY mn(nch\_lpgna) w w 0  
TRACE PROPERTY mn(nch\_lvt) 110  
TRACE PROPERTY mn(nch\_lvt) w w 0  
TRACE PROPERTY mn(nch\_lvt\_dnw) 110  
TRACE PROPERTY mn(nch\_lvt\_dnw) w w 0

TRACE PROPERTY mn(nch\_mlv) 110  
TRACE PROPERTY mn(nch\_mlv) w w 0  
TRACE PROPERTY mn(nch\_mlv\_dnw) 110  
TRACE PROPERTY mn(nch\_mlv\_dnw) w w 0  
TRACE PROPERTY mn(nch\_na) 110  
TRACE PROPERTY mn(nch\_na) w w 0  
TRACE PROPERTY mn(nch\_na18) 110  
TRACE PROPERTY mn(nch\_na18) w w 0  
TRACE PROPERTY mn(nch\_na25) 110  
TRACE PROPERTY mn(nch\_na25) w w 0  
TRACE PROPERTY mn(nch\_na25od) 110  
TRACE PROPERTY mn(nch\_na25od) w w 0  
TRACE PROPERTY mn(nch\_na25ud) 110  
TRACE PROPERTY mn(nch\_na25ud) w w 0  
TRACE PROPERTY mn(nch\_na33) 110  
TRACE PROPERTY mn(nch\_na33) w w 0  
TRACE PROPERTY mn(nch\_timer) 110  
TRACE PROPERTY mn(nch\_timer) w w 0  
TRACE PROPERTY mn(nch\_uhvt) 110  
TRACE PROPERTY mn(nch\_uhvt) w w 0  
TRACE PROPERTY mn(nch\_uhvt\_dnw) 110  
TRACE PROPERTY mn(nch\_uhvt\_dnw) w w 0  
TRACE PROPERTY mn(nch\_ulvt) 110  
TRACE PROPERTY mn(nch\_ulvt) w w 0  
TRACE PROPERTY mn(nch\_ulvt\_dnw) 110  
TRACE PROPERTY mn(nch\_ulvt\_dnw) w w 0  
TRACE PROPERTY mn(nch\_w) 110  
TRACE PROPERTY mn(nch\_w) w w 0  
TRACE PROPERTY mn(nch\_w\_lvt) 110  
TRACE PROPERTY mn(nch\_w\_lvt) w w 0  
TRACE PROPERTY mn(nchpd\_dpncsr) 110  
TRACE PROPERTY mn(nchpd\_dpncsr) w w 0

TRACE PROPERTY mn(nchpd\_dpsr) 110  
TRACE PROPERTY mn(nchpd\_dpsr) w w 0  
TRACE PROPERTY mn(nchpd\_hvtdphcsr) 110  
TRACE PROPERTY mn(nchpd\_hvtdphcsr) w w 0  
TRACE PROPERTY mn(nchpd\_hvtdpsr) 110  
TRACE PROPERTY mn(nchpd\_hvtdpsr) w w 0  
TRACE PROPERTY mn(nchpd\_hvtsr) 110  
TRACE PROPERTY mn(nchpd\_hvtsr) w w 0  
TRACE PROPERTY mn(nchpd\_lpgdpsr) 110  
TRACE PROPERTY mn(nchpd\_lpgdpsr) w w 0  
TRACE PROPERTY mn(nchpd\_lpgsr) 110  
TRACE PROPERTY mn(nchpd\_lpgsr) w w 0  
TRACE PROPERTY mn(nchpd\_lpgtpsr) 110  
TRACE PROPERTY mn(nchpd\_lpgtpsr) w w 0  
TRACE PROPERTY mn(nchpd\_sr) 110  
TRACE PROPERTY mn(nchpd\_sr) w w 0  
TRACE PROPERTY mn(nchpd\_ulpdpsr) 110  
TRACE PROPERTY mn(nchpd\_ulpdpsr) w w 0  
TRACE PROPERTY mn(nchpd\_ulpsr) 110  
TRACE PROPERTY mn(nchpd\_ulpsr) w w 0  
TRACE PROPERTY mn(nchpd\_wisr) 110  
TRACE PROPERTY mn(nchpd\_wisr) w w 0  
TRACE PROPERTY mn(nchpd\_wosr) 110  
TRACE PROPERTY mn(nchpd\_wosr) w w 0  
TRACE PROPERTY mn(nchpg\_dphcsr) 110  
TRACE PROPERTY mn(nchpg\_dphcsr) w w 0  
TRACE PROPERTY mn(nchpg\_dpsr) 110  
TRACE PROPERTY mn(nchpg\_dpsr) w w 0  
TRACE PROPERTY mn(nchpg\_hvtdphcsr) 110  
TRACE PROPERTY mn(nchpg\_hvtdphcsr) w w 0  
TRACE PROPERTY mn(nchpg\_hvtdpsr) 110  
TRACE PROPERTY mn(nchpg\_hvtdpsr) w w 0



TRACE PROPERTY mn(nchpg\_hvtsr) 110  
TRACE PROPERTY mn(nchpg\_hvtsr) w w 0  
TRACE PROPERTY mn(nchpg\_lpgdpsr) 110  
TRACE PROPERTY mn(nchpg\_lpgdpsr) w w 0  
TRACE PROPERTY mn(nchpg\_lpgsr) 110  
TRACE PROPERTY mn(nchpg\_lpgsr) w w 0  
TRACE PROPERTY mn(nchpg\_lpgtpsr) 110  
TRACE PROPERTY mn(nchpg\_lpgtpsr) w w 0  
TRACE PROPERTY mn(nchpg\_sr) 110  
TRACE PROPERTY mn(nchpg\_sr) w w 0  
TRACE PROPERTY mn(nchpg\_ulpdpsr) 110  
TRACE PROPERTY mn(nchpg\_ulpdpsr) w w 0  
TRACE PROPERTY mn(nchpg\_ulpsr) 110  
TRACE PROPERTY mn(nchpg\_ulpsr) w w 0  
TRACE PROPERTY mn(nchpg\_wisr) 110  
TRACE PROPERTY mn(nchpg\_wisr) w w 0  
TRACE PROPERTY mn(nchpg\_wosr) 110  
TRACE PROPERTY mn(nchpg\_wosr) w w 0  
TRACE PROPERTY mp(pch) 110  
TRACE PROPERTY mp(pch) w w 0  
TRACE PROPERTY mp(pch\_18) 110  
TRACE PROPERTY mp(pch\_18) w w 0  
TRACE PROPERTY mp(pch\_25) 110  
TRACE PROPERTY mp(pch\_25) w w 0  
TRACE PROPERTY mp(pch\_25od) 110  
TRACE PROPERTY mp(pch\_25od) w w 0  
TRACE PROPERTY mp(pch\_25ud) 110  
TRACE PROPERTY mp(pch\_25ud) w w 0  
TRACE PROPERTY mp(pch\_33) 110  
TRACE PROPERTY mp(pch\_33) w w 0  
TRACE PROPERTY mp(pch\_edc) 110  
TRACE PROPERTY mp(pch\_edc) w w 0

TRACE PROPERTY mp(pch\_hvt) 110  
TRACE PROPERTY mp(pch\_hvt) w w 0  
TRACE PROPERTY mp(pch\_lpg) 110  
TRACE PROPERTY mp(pch\_lpg) w w 0  
TRACE PROPERTY mp(pch\_lpghvt) 110  
TRACE PROPERTY mp(pch\_lpghvt) w w 0  
TRACE PROPERTY mp(pch\_lvt) 110  
TRACE PROPERTY mp(pch\_lvt) w w 0  
TRACE PROPERTY mp(pch\_mlvt) 110  
TRACE PROPERTY mp(pch\_mlvt) w w 0  
TRACE PROPERTY mp(pch\_timer) 110  
TRACE PROPERTY mp(pch\_timer) w w 0  
TRACE PROPERTY mp(pch\_uhvt) 110  
TRACE PROPERTY mp(pch\_uhvt) w w 0  
TRACE PROPERTY mp(pch\_ulvt) 110  
TRACE PROPERTY mp(pch\_ulvt) w w 0  
TRACE PROPERTY mp(pch\_w) 110  
TRACE PROPERTY mp(pch\_w) w w 0  
TRACE PROPERTY mp(pch\_w\_lvt) 110  
TRACE PROPERTY mp(pch\_w\_lvt) w w 0  
TRACE PROPERTY mp(pchpu\_dpncsr) 110  
TRACE PROPERTY mp(pchpu\_dpncsr) w w 0  
TRACE PROPERTY mp(pchpu\_dpnr) 110  
TRACE PROPERTY mp(pchpu\_dpnr) w w 0  
TRACE PROPERTY mp(pchpu\_hvtdpncsr) 110  
TRACE PROPERTY mp(pchpu\_hvtdpncsr) w w 0  
TRACE PROPERTY mp(pchpu\_hvtdpnr) 110  
TRACE PROPERTY mp(pchpu\_hvtdpnr) w w 0  
TRACE PROPERTY mp(pchpu\_hvtsr) 110  
TRACE PROPERTY mp(pchpu\_hvtsr) w w 0  
TRACE PROPERTY mp(pchpu\_lpgdpnr) 110  
TRACE PROPERTY mp(pchpu\_lpgdpnr) w w 0

**TRACE PROPERTY mp(pchpu\_lpgsr) 110**  
**TRACE PROPERTY mp(pchpu\_lpgsr) w w 0**  
**TRACE PROPERTY mp(pchpu\_lpgtpsr) 110**  
**TRACE PROPERTY mp(pchpu\_lpgtpsr) w w 0**  
**TRACE PROPERTY mp(pchpu\_sr) 110**  
**TRACE PROPERTY mp(pchpu\_sr) w w 0**  
**TRACE PROPERTY mp(pchpu\_ulpdpsr) 110**  
**TRACE PROPERTY mp(pchpu\_ulpdpsr) w w 0**  
**TRACE PROPERTY mp(pchpu\_ulpsr) 110**  
**TRACE PROPERTY mp(pchpu\_ulpsr) w w 0**  
**TRACE PROPERTY mp(pchpu\_wisr) 110**  
**TRACE PROPERTY mp(pchpu\_wisr) w w 0**  
**TRACE PROPERTY mp(pchpu\_wosr) 110**  
**TRACE PROPERTY mp(pchpu\_wosr) w w 0**  
**TRACE PROPERTY q(npn10) a a 0**  
**TRACE PROPERTY q(npn10\_s) a a 0**  
**TRACE PROPERTY q(npn2) a a 0**  
**TRACE PROPERTY q(npn2\_s) a a 0**  
**TRACE PROPERTY q(npn5) a a 0**  
**TRACE PROPERTY q(npn5\_s) a a 0**  
**TRACE PROPERTY q(pnp10) a a 0**  
**TRACE PROPERTY q(pnp10\_s) a a 0**  
**TRACE PROPERTY q(pnp2) a a 0**  
**TRACE PROPERTY q(pnp2\_s) a a 0**  
**TRACE PROPERTY q(pnp5) a a 0**  
**TRACE PROPERTY q(pnp5\_s) a a 0**  
**TRACE PROPERTY d(ndio) a a 0**  
**TRACE PROPERTY d(ndio\_18) a a 0**  
**TRACE PROPERTY d(ndio\_25) a a 0**  
**TRACE PROPERTY d(ndio\_25od) a a 0**  
**TRACE PROPERTY d(ndio\_25ud) a a 0**  
**TRACE PROPERTY d(ndio\_33) a a 0**

**TRACE PROPERTY d(ndio\_esd) a a 0**  
**TRACE PROPERTY d(ndio\_hvt) a a 0**  
**TRACE PROPERTY d(ndio\_lpg) a a 0**  
**TRACE PROPERTY d(ndio\_lpghvt) a a 0**  
**TRACE PROPERTY d(ndio\_lpgna) a a 0**  
**TRACE PROPERTY d(ndio\_lvt) a a 0**  
**TRACE PROPERTY d(ndio\_mlv) a a 0**  
**TRACE PROPERTY d(ndio\_na) a a 0**  
**TRACE PROPERTY d(ndio\_na18) a a 0**  
**TRACE PROPERTY d(ndio\_na25) a a 0**  
**TRACE PROPERTY d(ndio\_na25od) a a 0**  
**TRACE PROPERTY d(ndio\_na25ud) a a 0**  
**TRACE PROPERTY d(ndio\_na33) a a 0**  
**TRACE PROPERTY d(ndio\_w) a a 0**  
**TRACE PROPERTY d(nwdio) a a 0**  
**TRACE PROPERTY d(nwdio\_18) a a 0**  
**TRACE PROPERTY d(nwdio\_25) a a 0**  
**TRACE PROPERTY d(nwdio\_33) a a 0**  
**TRACE PROPERTY d(pdio) a a 0**  
**TRACE PROPERTY d(pdio\_18) a a 0**  
**TRACE PROPERTY d(pdio\_25) a a 0**  
**TRACE PROPERTY d(pdio\_25od) a a 0**  
**TRACE PROPERTY d(pdio\_25ud) a a 0**  
**TRACE PROPERTY d(pdio\_33) a a 0**  
**TRACE PROPERTY d(pdio\_hvt) a a 0**  
**TRACE PROPERTY d(pdio\_lpg) a a 0**  
**TRACE PROPERTY d(pdio\_lpghvt) a a 0**  
**TRACE PROPERTY d(pdio\_lvt) a a 0**  
**TRACE PROPERTY d(pdio\_mlv) a a 0**  
**TRACE PROPERTY d(pdio\_w) a a 0**  
**TRACE PROPERTY crtmmom\_rf nv nv 0**  
**TRACE PROPERTY crtmmom\_rf nh nh 0**

**TRACE PROPERTY crtmmom\_rf s s 0**  
**TRACE PROPERTY crtmmom\_rf w w 0**  
**TRACE PROPERTY crtmmom\_rf stm stm 0**  
**TRACE PROPERTY crtmmom\_rf spm spm 0**  
**TRACE PROPERTY crtmmom nv nv 0**  
**TRACE PROPERTY crtmmom nh nh 0**  
**TRACE PROPERTY crtmmom s s 0**  
**TRACE PROPERTY crtmmom w w 0**  
**TRACE PROPERTY crtmmom stm stm 0**  
**TRACE PROPERTY crtmmom spm spm 0**  
**TRACE PROPERTY crtmmom\_mx nv nv 0**  
**TRACE PROPERTY crtmmom\_mx nh nh 0**  
**TRACE PROPERTY crtmmom\_mx s s 0**  
**TRACE PROPERTY crtmmom\_mx w w 0**  
**TRACE PROPERTY crtmmom\_mx stm stm 0**  
**TRACE PROPERTY crtmmom\_mx spm spm 0**  
**TRACE PROPERTY crtmmom\_mx mf mf 0**  
**TRACE PROPERTY lincap lr lr 0**  
**TRACE PROPERTY lincap wr wr 0**  
**TRACE PROPERTY lincap mr mr 0**  
**TRACE PROPERTY lincap\_25 lr lr 0**  
**TRACE PROPERTY lincap\_25 wr wr 0**  
**TRACE PROPERTY lincap\_25 mr mr 0**  
**TRACE PROPERTY lincap\_rf lr lr 0**  
**TRACE PROPERTY lincap\_rf wr wr 0**  
**TRACE PROPERTY lincap\_rf br br 0**  
**TRACE PROPERTY lincap\_rf gr gr 0**  
**TRACE PROPERTY lincap\_rf\_25 lr lr 0**  
**TRACE PROPERTY lincap\_rf\_25 wr wr 0**  
**TRACE PROPERTY lincap\_rf\_25 br br 0**  
**TRACE PROPERTY lincap\_rf\_25 gr gr 0**  
**TRACE PROPERTY lowcpad\_d0 lt lt 0**

TRACE PROPERTY lowcpad\_d0 wt wt 0  
TRACE PROPERTY lowcpad\_d0 lay lay 0  
TRACE PROPERTY lowcpad\_d15 lt lt 0  
TRACE PROPERTY lowcpad\_d15 wt wt 0  
TRACE PROPERTY lowcpad\_d15 lay lay 0  
TRACE PROPERTY lowcpad\_d23 lt lt 0  
TRACE PROPERTY lowcpad\_d23 wt wt 0  
TRACE PROPERTY lowcpad\_d23 lay lay 0  
TRACE PROPERTY mimcap\_sin lt lt 0  
TRACE PROPERTY mimcap\_sin wt wt 0  
TRACE PROPERTY mimcap\_sin mimflag mimflag 0  
TRACE PROPERTY mimcap\_sin\_3t lt lt 0  
TRACE PROPERTY mimcap\_sin\_3t wt wt 0  
TRACE PROPERTY mimcap\_sin\_3t lay lay 0  
TRACE PROPERTY mimcap\_sin\_3t mimflag mimflag 0  
TRACE PROPERTY mimcap\_um\_sin\_rf lt lt 0  
TRACE PROPERTY mimcap\_um\_sin\_rf wt wt 0  
TRACE PROPERTY mimcap\_um\_sin\_rf mimflag mimflag 0  
TRACE PROPERTY mimcap\_woum\_sin\_rf lt lt 0  
TRACE PROPERTY mimcap\_woum\_sin\_rf wt wt 0  
TRACE PROPERTY mimcap\_woum\_sin\_rf lay lay 0  
TRACE PROPERTY mimcap\_woum\_sin\_rf mimflag mimflag 0  
TRACE PROPERTY moscap\_rf lr lr 0  
TRACE PROPERTY moscap\_rf wr wr 0  
TRACE PROPERTY moscap\_rf br br 0  
TRACE PROPERTY moscap\_rf gr gr 0  
TRACE PROPERTY moscap\_rf18 lr lr 0  
TRACE PROPERTY moscap\_rf18 wr wr 0  
TRACE PROPERTY moscap\_rf18 br br 0  
TRACE PROPERTY moscap\_rf18 gr gr 0  
TRACE PROPERTY moscap\_rf18\_nw lr lr 0  
TRACE PROPERTY moscap\_rf18\_nw wr wr 0

TRACE PROPERTY moscap\_rf18\_nw br br 0  
TRACE PROPERTY moscap\_rf18\_nw gr gr 0  
TRACE PROPERTY moscap\_rf25 lr lr 0  
TRACE PROPERTY moscap\_rf25 wr wr 0  
TRACE PROPERTY moscap\_rf25 br br 0  
TRACE PROPERTY moscap\_rf25 gr gr 0  
TRACE PROPERTY moscap\_rf25\_nw lr lr 0  
TRACE PROPERTY moscap\_rf25\_nw wr wr 0  
TRACE PROPERTY moscap\_rf25\_nw br br 0  
TRACE PROPERTY moscap\_rf25\_nw gr gr 0  
TRACE PROPERTY moscap\_rf33 lr lr 0  
TRACE PROPERTY moscap\_rf33 wr wr 0  
TRACE PROPERTY moscap\_rf33 br br 0  
TRACE PROPERTY moscap\_rf33 gr gr 0  
TRACE PROPERTY moscap\_rf33\_nw lr lr 0  
TRACE PROPERTY moscap\_rf33\_nw wr wr 0  
TRACE PROPERTY moscap\_rf33\_nw br br 0  
TRACE PROPERTY moscap\_rf33\_nw gr gr 0  
TRACE PROPERTY moscap\_rf\_hvt lr lr 0  
TRACE PROPERTY moscap\_rf\_hvt wr wr 0  
TRACE PROPERTY moscap\_rf\_hvt br br 0  
TRACE PROPERTY moscap\_rf\_hvt gr gr 0  
TRACE PROPERTY moscap\_rf\_hvt\_nw lr lr 0  
TRACE PROPERTY moscap\_rf\_hvt\_nw wr wr 0  
TRACE PROPERTY moscap\_rf\_hvt\_nw br br 0  
TRACE PROPERTY moscap\_rf\_hvt\_nw gr gr 0  
TRACE PROPERTY moscap\_rf\_nw lr lr 0  
TRACE PROPERTY moscap\_rf\_nw wr wr 0  
TRACE PROPERTY moscap\_rf\_nw br br 0  
TRACE PROPERTY moscap\_rf\_nw gr gr 0  
TRACE PROPERTY ndio\_hia\_rf al al 0  
TRACE PROPERTY ndio\_hia\_rf aw aw 0



TRACE PROPERTY nmos\_rf wr wr 0  
TRACE PROPERTY nmos\_rf lr lr 0  
TRACE PROPERTY nmos\_rf nr nr 0  
TRACE PROPERTY nmos\_rf\_18 wr wr 0  
TRACE PROPERTY nmos\_rf\_18 lr lr 0  
TRACE PROPERTY nmos\_rf\_18 nr nr 0  
TRACE PROPERTY nmos\_rf\_18\_6t wr wr 0  
TRACE PROPERTY nmos\_rf\_18\_6t lr lr 0  
TRACE PROPERTY nmos\_rf\_18\_6t nr nr 0  
TRACE PROPERTY nmos\_rf\_18\_nodnw wr wr 0  
TRACE PROPERTY nmos\_rf\_18\_nodnw lr lr 0  
TRACE PROPERTY nmos\_rf\_18\_nodnw nr nr 0  
TRACE PROPERTY nmos\_rf\_25 wr wr 0  
TRACE PROPERTY nmos\_rf\_25 lr lr 0  
TRACE PROPERTY nmos\_rf\_25 nr nr 0  
TRACE PROPERTY nmos\_rf\_25\_6t wr wr 0  
TRACE PROPERTY nmos\_rf\_25\_6t lr lr 0  
TRACE PROPERTY nmos\_rf\_25\_6t nr nr 0  
TRACE PROPERTY nmos\_rf\_25\_nodnw wr wr 0  
TRACE PROPERTY nmos\_rf\_25\_nodnw lr lr 0  
TRACE PROPERTY nmos\_rf\_25\_nodnw nr nr 0  
TRACE PROPERTY nmos\_rf\_25\_nodnwod wr wr 0  
TRACE PROPERTY nmos\_rf\_25\_nodnwod lr lr 0  
TRACE PROPERTY nmos\_rf\_25\_nodnwod nr nr 0  
TRACE PROPERTY nmos\_rf\_25\_nodnwud wr wr 0  
TRACE PROPERTY nmos\_rf\_25\_nodnwud lr lr 0  
TRACE PROPERTY nmos\_rf\_25\_nodnwud nr nr 0  
TRACE PROPERTY nmos\_rf\_25od wr wr 0  
TRACE PROPERTY nmos\_rf\_25od lr lr 0  
TRACE PROPERTY nmos\_rf\_25od nr nr 0  
TRACE PROPERTY nmos\_rf\_25od33\_6t wr wr 0  
TRACE PROPERTY nmos\_rf\_25od33\_6t lr lr 0

TRACE PROPERTY nmos\_rf\_25od33\_6t nr nr 0  
TRACE PROPERTY nmos\_rf\_25ud wr wr 0  
TRACE PROPERTY nmos\_rf\_25ud lr lr 0  
TRACE PROPERTY nmos\_rf\_25ud nr nr 0  
TRACE PROPERTY nmos\_rf\_25ud18\_6t wr wr 0  
TRACE PROPERTY nmos\_rf\_25ud18\_6t lr lr 0  
TRACE PROPERTY nmos\_rf\_25ud18\_6t nr nr 0  
TRACE PROPERTY nmos\_rf\_33 wr wr 0  
TRACE PROPERTY nmos\_rf\_33 lr lr 0  
TRACE PROPERTY nmos\_rf\_33 nr nr 0  
TRACE PROPERTY nmos\_rf\_33\_6t wr wr 0  
TRACE PROPERTY nmos\_rf\_33\_6t lr lr 0  
TRACE PROPERTY nmos\_rf\_33\_6t nr nr 0  
TRACE PROPERTY nmos\_rf\_33\_nodnw wr wr 0  
TRACE PROPERTY nmos\_rf\_33\_nodnw lr lr 0  
TRACE PROPERTY nmos\_rf\_33\_nodnw nr nr 0  
TRACE PROPERTY nmos\_rf\_6t wr wr 0  
TRACE PROPERTY nmos\_rf\_6t lr lr 0  
TRACE PROPERTY nmos\_rf\_6t nr nr 0  
TRACE PROPERTY nmos\_rf\_hvt wr wr 0  
TRACE PROPERTY nmos\_rf\_hvt lr lr 0  
TRACE PROPERTY nmos\_rf\_hvt nr nr 0  
TRACE PROPERTY nmos\_rf\_hvt\_6t wr wr 0  
TRACE PROPERTY nmos\_rf\_hvt\_6t lr lr 0  
TRACE PROPERTY nmos\_rf\_hvt\_6t nr nr 0  
TRACE PROPERTY nmos\_rf\_hvt\_nodnw wr wr 0  
TRACE PROPERTY nmos\_rf\_hvt\_nodnw lr lr 0  
TRACE PROPERTY nmos\_rf\_hvt\_nodnw nr nr 0  
TRACE PROPERTY nmos\_rf\_lvt wr wr 0  
TRACE PROPERTY nmos\_rf\_lvt lr lr 0  
TRACE PROPERTY nmos\_rf\_lvt nr nr 0  
TRACE PROPERTY nmos\_rf\_lvt\_6t wr wr 0

TRACE PROPERTY nmos\_rf\_lvt\_6t lr lr 0  
TRACE PROPERTY nmos\_rf\_lvt\_6t nr nr 0  
TRACE PROPERTY nmos\_rf\_lvt\_nodnw wr wr 0  
TRACE PROPERTY nmos\_rf\_lvt\_nodnw lr lr 0  
TRACE PROPERTY nmos\_rf\_lvt\_nodnw nr nr 0  
TRACE PROPERTY nmos\_rf\_mlv\_t wr wr 0  
TRACE PROPERTY nmos\_rf\_mlv\_t lr lr 0  
TRACE PROPERTY nmos\_rf\_mlv\_t nr nr 0  
TRACE PROPERTY nmos\_rf\_mlv\_t\_6t wr wr 0  
TRACE PROPERTY nmos\_rf\_mlv\_t\_6t lr lr 0  
TRACE PROPERTY nmos\_rf\_mlv\_t\_6t nr nr 0  
TRACE PROPERTY nmos\_rf\_mlv\_t\_nodnw wr wr 0  
TRACE PROPERTY nmos\_rf\_mlv\_t\_nodnw lr lr 0  
TRACE PROPERTY nmos\_rf\_mlv\_t\_nodnw nr nr 0  
TRACE PROPERTY nmos\_rf\_na18 wr wr 0  
TRACE PROPERTY nmos\_rf\_na18 lr lr 0  
TRACE PROPERTY nmos\_rf\_na18 nr nr 0  
TRACE PROPERTY nmos\_rf\_nodnw wr wr 0  
TRACE PROPERTY nmos\_rf\_nodnw lr lr 0  
TRACE PROPERTY nmos\_rf\_nodnw nr nr 0  
TRACE PROPERTY nmoscap wr wr 0  
TRACE PROPERTY nmoscap lr lr 0  
TRACE PROPERTY nmoscap\_18 wr wr 0  
TRACE PROPERTY nmoscap\_18 lr lr 0  
TRACE PROPERTY nmoscap\_25 wr wr 0  
TRACE PROPERTY nmoscap\_25 lr lr 0  
TRACE PROPERTY nmoscap\_33 wr wr 0  
TRACE PROPERTY nmoscap\_33 lr lr 0  
TRACE PROPERTY nmoscap\_lpg wr wr 0  
TRACE PROPERTY nmoscap\_lpg lr lr 0  
TRACE PROPERTY pdio\_hia\_rf al al 0  
TRACE PROPERTY pdio\_hia\_rf aw aw 0

TRACE PROPERTY pmos\_rf wr wr 0  
TRACE PROPERTY pmos\_rf lr lr 0  
TRACE PROPERTY pmos\_rf nr nr 0  
TRACE PROPERTY pmos\_rf\_18 wr wr 0  
TRACE PROPERTY pmos\_rf\_18 lr lr 0  
TRACE PROPERTY pmos\_rf\_18 nr nr 0  
TRACE PROPERTY pmos\_rf\_18\_5t wr wr 0  
TRACE PROPERTY pmos\_rf\_18\_5t lr lr 0  
TRACE PROPERTY pmos\_rf\_18\_5t nr nr 0  
TRACE PROPERTY pmos\_rf\_18\_nw wr wr 0  
TRACE PROPERTY pmos\_rf\_18\_nw lr lr 0  
TRACE PROPERTY pmos\_rf\_18\_nw nr nr 0  
TRACE PROPERTY pmos\_rf\_18\_nw\_5t wr wr 0  
TRACE PROPERTY pmos\_rf\_18\_nw\_5t lr lr 0  
TRACE PROPERTY pmos\_rf\_18\_nw\_5t nr nr 0  
TRACE PROPERTY pmos\_rf\_25 wr wr 0  
TRACE PROPERTY pmos\_rf\_25 lr lr 0  
TRACE PROPERTY pmos\_rf\_25 nr nr 0  
TRACE PROPERTY pmos\_rf\_25\_5t wr wr 0  
TRACE PROPERTY pmos\_rf\_25\_5t lr lr 0  
TRACE PROPERTY pmos\_rf\_25\_5t nr nr 0  
TRACE PROPERTY pmos\_rf\_25\_nw wr wr 0  
TRACE PROPERTY pmos\_rf\_25\_nw lr lr 0  
TRACE PROPERTY pmos\_rf\_25\_nw nr nr 0  
TRACE PROPERTY pmos\_rf\_25\_nw\_5t wr wr 0  
TRACE PROPERTY pmos\_rf\_25\_nw\_5t lr lr 0  
TRACE PROPERTY pmos\_rf\_25\_nw\_5t nr nr 0  
TRACE PROPERTY pmos\_rf\_25\_nwod wr wr 0  
TRACE PROPERTY pmos\_rf\_25\_nwod lr lr 0  
TRACE PROPERTY pmos\_rf\_25\_nwod nr nr 0  
TRACE PROPERTY pmos\_rf\_25\_nwud wr wr 0  
TRACE PROPERTY pmos\_rf\_25\_nwud lr lr 0

TRACE PROPERTY pmos\_rf\_25\_nwud nr nr 0  
TRACE PROPERTY pmos\_rf\_25od wr wr 0  
TRACE PROPERTY pmos\_rf\_25od lr lr 0  
TRACE PROPERTY pmos\_rf\_25od nr nr 0  
TRACE PROPERTY pmos\_rf\_25od33\_5t wr wr 0  
TRACE PROPERTY pmos\_rf\_25od33\_5t lr lr 0  
TRACE PROPERTY pmos\_rf\_25od33\_5t nr nr 0  
TRACE PROPERTY pmos\_rf\_25od33\_nw\_5t wr wr 0  
TRACE PROPERTY pmos\_rf\_25od33\_nw\_5t lr lr 0  
TRACE PROPERTY pmos\_rf\_25od33\_nw\_5t nr nr 0  
TRACE PROPERTY pmos\_rf\_25ud wr wr 0  
TRACE PROPERTY pmos\_rf\_25ud lr lr 0  
TRACE PROPERTY pmos\_rf\_25ud nr nr 0  
TRACE PROPERTY pmos\_rf\_25ud18\_5t wr wr 0  
TRACE PROPERTY pmos\_rf\_25ud18\_5t lr lr 0  
TRACE PROPERTY pmos\_rf\_25ud18\_5t nr nr 0  
TRACE PROPERTY pmos\_rf\_25ud18\_nw\_5t wr wr 0  
TRACE PROPERTY pmos\_rf\_25ud18\_nw\_5t lr lr 0  
TRACE PROPERTY pmos\_rf\_25ud18\_nw\_5t nr nr 0  
TRACE PROPERTY pmos\_rf\_33 wr wr 0  
TRACE PROPERTY pmos\_rf\_33 lr lr 0  
TRACE PROPERTY pmos\_rf\_33 nr nr 0  
TRACE PROPERTY pmos\_rf\_33\_5t wr wr 0  
TRACE PROPERTY pmos\_rf\_33\_5t lr lr 0  
TRACE PROPERTY pmos\_rf\_33\_5t nr nr 0  
TRACE PROPERTY pmos\_rf\_33\_nw wr wr 0  
TRACE PROPERTY pmos\_rf\_33\_nw lr lr 0  
TRACE PROPERTY pmos\_rf\_33\_nw nr nr 0  
TRACE PROPERTY pmos\_rf\_33\_nw\_5t wr wr 0  
TRACE PROPERTY pmos\_rf\_33\_nw\_5t lr lr 0  
TRACE PROPERTY pmos\_rf\_33\_nw\_5t nr nr 0  
TRACE PROPERTY pmos\_rf\_5t wr wr 0

TRACE PROPERTY pmos\_rf\_5t lr lr 0  
TRACE PROPERTY pmos\_rf\_5t nr nr 0  
TRACE PROPERTY pmos\_rf\_hvt wr wr 0  
TRACE PROPERTY pmos\_rf\_hvt lr lr 0  
TRACE PROPERTY pmos\_rf\_hvt nr nr 0  
TRACE PROPERTY pmos\_rf\_hvt\_5t wr wr 0  
TRACE PROPERTY pmos\_rf\_hvt\_5t lr lr 0  
TRACE PROPERTY pmos\_rf\_hvt\_5t nr nr 0  
TRACE PROPERTY pmos\_rf\_hvt\_nw wr wr 0  
TRACE PROPERTY pmos\_rf\_hvt\_nw lr lr 0  
TRACE PROPERTY pmos\_rf\_hvt\_nw nr nr 0  
TRACE PROPERTY pmos\_rf\_hvt\_nw\_5t wr wr 0  
TRACE PROPERTY pmos\_rf\_hvt\_nw\_5t lr lr 0  
TRACE PROPERTY pmos\_rf\_hvt\_nw\_5t nr nr 0  
TRACE PROPERTY pmos\_rf\_lvt wr wr 0  
TRACE PROPERTY pmos\_rf\_lvt lr lr 0  
TRACE PROPERTY pmos\_rf\_lvt nr nr 0  
TRACE PROPERTY pmos\_rf\_lvt\_5t wr wr 0  
TRACE PROPERTY pmos\_rf\_lvt\_5t lr lr 0  
TRACE PROPERTY pmos\_rf\_lvt\_5t nr nr 0  
TRACE PROPERTY pmos\_rf\_lvt\_nw wr wr 0  
TRACE PROPERTY pmos\_rf\_lvt\_nw lr lr 0  
TRACE PROPERTY pmos\_rf\_lvt\_nw nr nr 0  
TRACE PROPERTY pmos\_rf\_lvt\_nw\_5t wr wr 0  
TRACE PROPERTY pmos\_rf\_lvt\_nw\_5t lr lr 0  
TRACE PROPERTY pmos\_rf\_lvt\_nw\_5t nr nr 0  
TRACE PROPERTY pmos\_rf\_mlvt wr wr 0  
TRACE PROPERTY pmos\_rf\_mlvt lr lr 0  
TRACE PROPERTY pmos\_rf\_mlvt nr nr 0  
TRACE PROPERTY pmos\_rf\_mlvt\_5t wr wr 0  
TRACE PROPERTY pmos\_rf\_mlvt\_5t lr lr 0  
TRACE PROPERTY pmos\_rf\_mlvt\_5t nr nr 0

TRACE PROPERTY pmos\_rf\_mlvtnw wr wr 0  
TRACE PROPERTY pmos\_rf\_mlvtnw lr lr 0  
TRACE PROPERTY pmos\_rf\_mlvtnw nr nr 0  
TRACE PROPERTY pmos\_rf\_mlvtnw\_5t wr wr 0  
TRACE PROPERTY pmos\_rf\_mlvtnw\_5t lr lr 0  
TRACE PROPERTY pmos\_rf\_mlvtnw\_5t nr nr 0  
TRACE PROPERTY pmos\_rf\_nw wr wr 0  
TRACE PROPERTY pmos\_rf\_nw lr lr 0  
TRACE PROPERTY pmos\_rf\_nw nr nr 0  
TRACE PROPERTY pmos\_rf\_nw\_5t wr wr 0  
TRACE PROPERTY pmos\_rf\_nw\_5t lr lr 0  
TRACE PROPERTY pmos\_rf\_nw\_5t nr nr 0  
TRACE PROPERTY pmoscap\_rf lr lr 0  
TRACE PROPERTY pmoscap\_rf wr wr 0  
TRACE PROPERTY pmoscap\_rf br br 0  
TRACE PROPERTY pmoscap\_rf gr gr 0  
TRACE PROPERTY pmoscap\_rf18 lr lr 0  
TRACE PROPERTY pmoscap\_rf18 wr wr 0  
TRACE PROPERTY pmoscap\_rf18 br br 0  
TRACE PROPERTY pmoscap\_rf18 gr gr 0  
TRACE PROPERTY pmoscap\_rf25 lr lr 0  
TRACE PROPERTY pmoscap\_rf25 wr wr 0  
TRACE PROPERTY pmoscap\_rf25 br br 0  
TRACE PROPERTY pmoscap\_rf25 gr gr 0  
TRACE PROPERTY probe1 a a 0  
TRACE PROPERTY probe1 pj pj 0  
TRACE PROPERTY probe2 a a 0  
TRACE PROPERTY probe2 pj pj 0  
TRACE PROPERTY probe3 a a 0  
TRACE PROPERTY probe3 pj pj 0  
TRACE PROPERTY probe4 a a 0  
TRACE PROPERTY probe4 pj pj 0



TRACE PROPERTY probe5 a a 0  
TRACE PROPERTY probe5 pj pj 0  
TRACE PROPERTY probe6 a a 0  
TRACE PROPERTY probe6 pj pj 0  
TRACE PROPERTY probe7 a a 0  
TRACE PROPERTY probe7 pj pj 0  
TRACE PROPERTY rm1 w w 0  
TRACE PROPERTY rm1 l l 0  
TRACE PROPERTY rm10 w w 0  
TRACE PROPERTY rm10 l l 0  
TRACE PROPERTY rm2 w w 0  
TRACE PROPERTY rm2 l l 0  
TRACE PROPERTY rm3 w w 0  
TRACE PROPERTY rm3 l l 0  
TRACE PROPERTY rm4 w w 0  
TRACE PROPERTY rm4 l l 0  
TRACE PROPERTY rm5 w w 0  
TRACE PROPERTY rm5 l l 0  
TRACE PROPERTY rm6 w w 0  
TRACE PROPERTY rm6 l l 0  
TRACE PROPERTY rm7 w w 0  
TRACE PROPERTY rm7 l l 0  
TRACE PROPERTY rm8 w w 0  
TRACE PROPERTY rm8 l l 0  
TRACE PROPERTY rm9 w w 0  
TRACE PROPERTY rm9 l l 0  
TRACE PROPERTY rnodl l l 0  
TRACE PROPERTY rnodl w w 0  
TRACE PROPERTY rnodl\_m lr lr 0  
TRACE PROPERTY rnodl\_m wr wr 0  
TRACE PROPERTY rnods l l 0  
TRACE PROPERTY rnods w w 0

TRACE PROPERTY rnods\_m lr lr 0  
TRACE PROPERTY rnods\_m wr wr 0  
TRACE PROPERTY rnodwo ll 0  
TRACE PROPERTY rnodwo w w 0  
TRACE PROPERTY rnodwo\_m lr lr 0  
TRACE PROPERTY rnodwo\_m wr wr 0  
TRACE PROPERTY rnpolyll ll 0  
TRACE PROPERTY rnpolyll w w 0  
TRACE PROPERTY rnpolyll\_m lr lr 0  
TRACE PROPERTY rnpolyll\_m wr wr 0  
TRACE PROPERTY rnpolys ll 0  
TRACE PROPERTY rnpolys w w 0  
TRACE PROPERTY rnpolys\_m lr lr 0  
TRACE PROPERTY rnpolys\_m wr wr 0  
TRACE PROPERTY rnpolywo ll 0  
TRACE PROPERTY rnpolywo w w 0  
TRACE PROPERTY rnpolywo\_m lr lr 0  
TRACE PROPERTY rnpolywo\_m wr wr 0  
TRACE PROPERTY rnwod ll 0  
TRACE PROPERTY rnwod w w 0  
TRACE PROPERTY rnwod\_m lr lr 0  
TRACE PROPERTY rnwod\_m wr wr 0  
TRACE PROPERTY rnwsti ll 0  
TRACE PROPERTY rnwsti w w 0  
TRACE PROPERTY rnwsti\_m lr lr 0  
TRACE PROPERTY rnwsti\_m wr wr 0  
TRACE PROPERTY rpodl ll 0  
TRACE PROPERTY rpodl w w 0  
TRACE PROPERTY rpodl\_m lr lr 0  
TRACE PROPERTY rpodl\_m wr wr 0  
TRACE PROPERTY rpods ll 0  
TRACE PROPERTY rpods w w 0

TRACE PROPERTY rpods\_m lr lr 0  
TRACE PROPERTY rpods\_m wr wr 0  
TRACE PROPERTY rpodwo 110  
TRACE PROPERTY rpodwo w w 0  
TRACE PROPERTY rpodwo\_m lr lr 0  
TRACE PROPERTY rpodwo\_m wr wr 0  
TRACE PROPERTY rppoly1 110  
TRACE PROPERTY rppoly1 w w 0  
TRACE PROPERTY rppoly1\_m lr lr 0  
TRACE PROPERTY rppoly1\_m wr wr 0  
TRACE PROPERTY rppoly1\_rf w w 0  
TRACE PROPERTY rppoly1\_rf 110  
TRACE PROPERTY rppolys 110  
TRACE PROPERTY rppolys w w 0  
TRACE PROPERTY rppolys\_m lr lr 0  
TRACE PROPERTY rppolys\_m wr wr 0  
TRACE PROPERTY rppolys\_rf w w 0  
TRACE PROPERTY rppolys\_rf 110  
TRACE PROPERTY rppolywo 110  
TRACE PROPERTY rppolywo w w 0  
TRACE PROPERTY rppolywo\_m lr lr 0  
TRACE PROPERTY rppolywo\_m wr wr 0  
TRACE PROPERTY rppolywo\_rf w w 0  
TRACE PROPERTY rppolywo\_rf 110  
TRACE PROPERTY sbd\_rf nf nf 0  
TRACE PROPERTY sbd\_rf w w 0  
TRACE PROPERTY sbd\_rf 110  
TRACE PROPERTY sbd\_rf\_nw nf nf 0  
TRACE PROPERTY sbd\_rf\_nw w w 0  
TRACE PROPERTY sbd\_rf\_nw 110  
TRACE PROPERTY spiral\_std\_mu\_z lay lay 0  
TRACE PROPERTY spiral\_std\_mu\_z w w 0.05

TRACE PROPERTY spiral\_std\_mu\_z nr nr 0  
TRACE PROPERTY spiral\_std\_mu\_z rad rad 0  
TRACE PROPERTY spiral\_std\_mu\_z gdis gdis 0  
TRACE PROPERTY spiral\_std\_mu\_z spacing spacing 0  
TRACE PROPERTY spiral\_sym\_ct\_mu\_z lay lay 0  
TRACE PROPERTY spiral\_sym\_ct\_mu\_z w w 0.05  
TRACE PROPERTY spiral\_sym\_ct\_mu\_z nr nr 0  
TRACE PROPERTY spiral\_sym\_ct\_mu\_z rad rad 0  
TRACE PROPERTY spiral\_sym\_ct\_mu\_z gdis gdis 0  
TRACE PROPERTY spiral\_sym\_ct\_mu\_z spacing spacing 0  
TRACE PROPERTY spiral\_sym\_mu\_z lay lay 0  
TRACE PROPERTY spiral\_sym\_mu\_z w w 0.05  
TRACE PROPERTY spiral\_sym\_mu\_z nr nr 0  
TRACE PROPERTY spiral\_sym\_mu\_z rad rad 0  
TRACE PROPERTY spiral\_sym\_mu\_z gdis gdis 0  
TRACE PROPERTY spiral\_sym\_mu\_z spacing spacing 0  
TRACE PROPERTY xjvar w w 0  
TRACE PROPERTY xjvar 110  
TRACE PROPERTY xjvar nr nr 0  
TRACE PROPERTY xjvar\_nw w w 0  
TRACE PROPERTY xjvar\_nw 110  
TRACE PROPERTY xjvar\_nw nr nr 0

CELL COMPARISON RESULTS ( TOP LEVEL )

# ##### \_ \_  
# # # \* \*  
# # # CORRECT # |

```
##      #      #      \_/_/
#      #####
```

**Warning: Unbalanced smashed mosfets were matched.**

**Warning: Ambiguity points were found and resolved arbitrarily.**

**LAYOUT CELL NAME:**     a\_32\_decoder\_2\_2

**SOURCE CELL NAME:**    a\_32\_decoder\_2\_2

-----

#### INITIAL NUMBERS OF OBJECTS

-----

	Layout	Source	Component Type
	-----	-----	-----
<b>Ports:</b>	<b>44</b>	<b>44</b>	
<b>Nets:</b>	<b>796</b>	<b>796</b>	
<b>Instances:</b>	<b>3880</b>	<b>3712</b>	<b>* MN (4 pins)</b>
	<b>3880</b>	<b>3712</b>	<b>* MP (4 pins)</b>
	-----	-----	
<b>Total Inst:</b>	<b>7760</b>	<b>7424</b>	

#### NUMBERS OF OBJECTS AFTER TRANSFORMATION

-----

Layout	Source	Component Type
-----	-----	-----

Ports: 44 44

Nets: 100 100

Instances: 44 44 \_invv (4 pins)  
36 36 \_pup2v (4 pins)  
8 8 \_pup3v (5 pins)  
664 664 \_sdw2v (4 pins)  
16 16 \_sdw3v (5 pins)

-----

Total Inst: 768 768

\* = Number of objects in layout different from number in source.

\*\*\*\*\*  
\*\*\*\*\*

INFORMATION AND WARNINGS

\*\*\*\*\*  
\*\*\*\*\*

	Matched	Matched	Unmatched	Unmatched	Component
	Layout	Source	Layout	Source	Type
	-----	-----	-----	-----	
Ports:	44	44	0	0	
Nets:	100	100	0	0	
Instances:	44	44	0	0	_invv
	36	36	0	0	_pup2v

	8	8	0	0	_pup3v
	664	664	0	0	_sdw2v
	16	16	0	0	_sdw3v
	-----	-----	-----	-----	
Total Inst:	768	768	0	0	

**o Statistics:**

**6408 layout mos transistors were reduced to 208.**

**6200 mos transistors were deleted by parallel reduction.**

**6048 source mos transistors were reduced to 184.**

**5864 mos transistors were deleted by parallel reduction.**

**64 instances were matched arbitrarily.**

**o Initial Correspondence Points:**

**Ports: VDD VSS A0 A1 A1B A0B A4 A3 A2 A4B A3B A2B O32 O31 O30 O29 O28 O27  
O26 O25 O24  
O23 O22 O21 O20 O19 O18 O17 O16 O15 O14 O13 O12 O11 O10 O9 O8 O7 O6 O5  
O4 O3 O2  
O1**

**o Ambiguity Resolution Points:**

**(Each one of the following objects belongs to a group of indistinguishable objects.**

**The listed objects were matched arbitrarily by the Ambiguity Resolution feature of LVS.**

**Arbitrary matching may be prevented by assigning names to these objects or to adjacent nets).**



**Layout****Source**

-----

-----

**Instances**

-----

(\_sdw2v)

(\_sdw2v)

**Devices:**

X19/X24/M15(6.490,-316.085) MN(nch)

XI269/XI3/MMU3\_1-M\_u4 MN(nch)

X19/X24/M14(6.205,-316.085) MN(nch)

XI269/XI3/MMU3\_1-M\_u3 MN(nch)

(\_sdw2v)

(\_sdw2v)

**Devices:**

X19/X24/M13(5.945,-316.085) MN(nch)

XI269/XI3/MMU3\_0-M\_u3 MN(nch)

X19/X24/M12(5.685,-316.085) MN(nch)

XI269/XI3/MMU3\_0-M\_u4 MN(nch)

(\_sdw2v)

(\_sdw2v)

**Devices:**

X19/X24/M11(5.445,-316.085) MN(nch)

XI269/XI0/MMI25 MN(nch)

X19/X24/M10(5.255,-316.085) MN(nch)

XI269/XI0/MMI26 MN(nch)

(\_sdw2v)

(\_sdw2v)

**Devices:**

X19/X24/M4(3.695,-316.085) MN(nch)

XI269/XI0/MMI28 MN(nch)

X19/X24/M5(3.955,-316.085) MN(nch)

XI269/XI0/MMI27 MN(nch)

(\_sdw2v)

(\_sdw2v)

**Devices:**

X19/X24/M3(3.435,-316.085) MN(nch)

XI269/XI0/MMI24 MN(nch)

X19/X24/M2(3.175,-316.085) MN(nch)

XI269/XI0/MMI23 MN(nch)

(\_sdw2v)

(\_sdw2v)

**Devices:**

X19/X24/M0(2.655,-316.085) MN(nch)

XI269/XI0/MMI21 MN(nch)

X19/X24/M1(2.915,-316.085) MN(nch)

XI269/XI0/MMI22 MN(nch)

(\_sdw2v)

(\_sdw2v)

**Devices:**

X19/X23/M14(6.205,-316.655) MN(nch)

XI269/XI0/MMI17 MN(nch)

X19/X23/M15(6.490,-316.655) MN(nch)

XI269/XI0/MMI20 MN(nch)

(\_sdw2v)

(\_sdw2v)

**Devices:**

X19/X23/M13(5.945,-316.655) MN(nch)

XI269/XI0/MMI19 MN(nch)

X19/X23/M12(5.685,-316.655) MN(nch)

XI269/XI0/MMI18 MN(nch)

(\_sdw2v)

(\_sdw2v)

**Devices:**

X19/X23/M11(5.445,-316.655) MN(nch)

XI269/XI1/MMI25 MN(nch)

X19/X23/M10(5.255,-316.655) MN(nch)

XI269/XI1/MMI26 MN(nch)

(\_sdw2v)

(\_sdw2v)

**Devices:**

X19/X23/M4(3.695,-316.655) MN(nch)

XI269/XI1/MMI28 MN(nch)

X19/X23/M5(3.955,-316.655) MN(nch)

XI269/XI1/MMI27 MN(nch)

(\_sdw2v)

(\_sdw2v)

**Devices:**

X19/X23/M3(3.435,-316.655) MN(nch)

XI269/XI1/MMI24 MN(nch)

X19/X23/M2(3.175,-316.655) MN(nch)

XI269/XI1/MMI23 MN(nch)

(\_sdw2v)

(\_sdw2v)

**Devices:**

X19/X23/M0(2.655,-316.655) MN(nch)

XI269/XI1/MMI21 MN(nch)

**X19/X23/M1(2.915,-316.655) MN(nch)**

**XI269/XI1/MMI22 MN(nch)**

**(\_sdw2v)**

**(\_sdw2v)**

**Devices:**

**X19/X22/M2(3.025,-319.685) MN(nch)**

**XI269/XI1/MMI17 MN(nch)**

**X19/X22/M3(2.765,-319.685) MN(nch)**

**XI269/XI1/MMI20 MN(nch)**

**(\_sdw2v)**

**(\_sdw2v)**

**Devices:**

**X19/X24/M8(4.735,-315.925) MN(nch)**

**XI269/XI0/MMI36 MN(nch)**

**X19/X24/M9(4.995,-315.925) MN(nch)**

**XI269/XI0/MMI35 MN(nch)**

**(\_sdw2v)**

**(\_sdw2v)**

**Devices:**

**X19/X24/M6(4.215,-315.925) MN(nch)**

**XI269/XI0/MMI30 MN(nch)**

**X19/X24/M7(4.475,-315.925) MN(nch)**

**XI269/XI0/MMI29 MN(nch)**

**(\_sdw2v)**

**(\_sdw2v)**

**Devices:**

**X19/X23/M8(4.735,-316.815) MN(nch)**

**XI269/XI1/MMI36 MN(nch)**

**X19/X23/M9(4.995,-316.815) MN(nch)**

**XI269/XI1/MMI35 MN(nch)**

**(\_sdw2v)**

**(\_sdw2v)**

**Devices:**

**X27/X24/M15(6.490,-156.085) MN(nch)**

**XI268/XI3/MMU3\_1-M\_u4 MN(nch)**

**X27/X24/M14(6.205,-156.085) MN(nch)**

**XI268/XI3/MMU3\_1-M\_u3 MN(nch)**

**(\_sdw2v)**

**(\_sdw2v)**

**Devices:**

**X27/X24/M13(5.945,-156.085) MN(nch)**

**XI268/XI3/MMU3\_0-M\_u3 MN(nch)**

**X27/X24/M12(5.685,-156.085) MN(nch)**

**XI268/XI3/MMU3\_0-M\_u4 MN(nch)**

(\_sdw2v)

(\_sdw2v)

**Devices:**

X27/X24/M11(5.445,-156.085) MN(nch)

XI268/XI0/MMI25 MN(nch)

X27/X24/M10(5.255,-156.085) MN(nch)

XI268/XI0/MMI26 MN(nch)

(\_sdw2v)

(\_sdw2v)

**Devices:**

X27/X24/M4(3.695,-156.085) MN(nch)

XI268/XI0/MMI28 MN(nch)

X27/X24/M5(3.955,-156.085) MN(nch)

XI268/XI0/MMI27 MN(nch)

(\_sdw2v)

(\_sdw2v)

**Devices:**

X27/X24/M3(3.435,-156.085) MN(nch)

XI268/XI0/MMI24 MN(nch)

X27/X24/M2(3.175,-156.085) MN(nch)

XI268/XI0/MMI23 MN(nch)

(\_sdw2v)

(\_sdw2v)

**Devices:**

X27/X24/M0(2.655,-156.085) MN(nch)

XI268/XI0/MMI21 MN(nch)

X27/X24/M1(2.915,-156.085) MN(nch)

XI268/XI0/MMI22 MN(nch)

(\_sdw2v)

(\_sdw2v)

**Devices:**

X27/X23/M14(6.205,-156.655) MN(nch)

XI268/XI0/MMI17 MN(nch)

X27/X23/M15(6.490,-156.655) MN(nch)

XI268/XI0/MMI20 MN(nch)

(\_sdw2v)

(\_sdw2v)

**Devices:**

X27/X23/M13(5.945,-156.655) MN(nch)

XI268/XI0/MMI19 MN(nch)

X27/X23/M12(5.685,-156.655) MN(nch)

XI268/XI0/MMI18 MN(nch)

(\_sdw2v)

(\_sdw2v)

**Devices:**

X27/X23/M11(5.445,-156.655) MN(nch)

XI268/XI1/MMI25 MN(nch)

X27/X23/M10(5.255,-156.655) MN(nch)

XI268/XI1/MMI26 MN(nch)

(\_sdw2v)

(\_sdw2v)

Devices:

X27/X23/M4(3.695,-156.655) MN(nch)

XI268/XI1/MMI28 MN(nch)

X27/X23/M5(3.955,-156.655) MN(nch)

XI268/XI1/MMI27 MN(nch)

(\_sdw2v)

(\_sdw2v)

Devices:

X27/X23/M3(3.435,-156.655) MN(nch)

XI268/XI1/MMI24 MN(nch)

X27/X23/M2(3.175,-156.655) MN(nch)

XI268/XI1/MMI23 MN(nch)

(\_sdw2v)

(\_sdw2v)

Devices:

X27/X23/M0(2.655,-156.655) MN(nch)

XI268/XI1/MMI21 MN(nch)

X27/X23/M1(2.915,-156.655) MN(nch)

XI268/XI1/MMI22 MN(nch)

(\_sdw2v)

(\_sdw2v)

Devices:

X27/X22/M2(3.025,-159.685) MN(nch)

XI268/XI1/MMI17 MN(nch)

X27/X22/M3(2.765,-159.685) MN(nch)

XI268/XI1/MMI20 MN(nch)

(\_sdw2v)

(\_sdw2v)

Devices:

X27/X24/M8(4.735,-155.925) MN(nch)

XI268/XI0/MMI36 MN(nch)

X27/X24/M9(4.995,-155.925) MN(nch)

XI268/XI0/MMI35 MN(nch)

(\_sdw2v)

(\_sdw2v)

Devices:

X27/X24/M6(4.215,-155.925) MN(nch)

XI268/XI0/MMI30 MN(nch)

X27/X24/M7(4.475,-155.925) MN(nch)

XI268/XI0/MMI29 MN(nch)

(\_sdw2v)

(\_sdw2v)

**Devices:**

**X27/X23/M8(4.735,-156.815) MN(nch)**

**XI268/XI1/MMI36 MN(nch)**

**X27/X23/M9(4.995,-156.815) MN(nch)**

**XI268/XI1/MMI35 MN(nch)**

(\_sdw2v)

(\_sdw2v)

**Devices:**

**X15/X24/M15(6.490,-396.085) MN(nch)**

**XI266/XI3/MMU3\_1-M\_u4 MN(nch)**

**X15/X24/M14(6.205,-396.085) MN(nch)**

**XI266/XI3/MMU3\_1-M\_u3 MN(nch)**

(\_sdw2v)

(\_sdw2v)

**Devices:**

**X15/X24/M13(5.945,-396.085) MN(nch)**

**XI266/XI3/MMU3\_0-M\_u3 MN(nch)**

**X15/X24/M12(5.685,-396.085) MN(nch)**

**XI266/XI3/MMU3\_0-M\_u4 MN(nch)**

(\_sdw2v)

(\_sdw2v)

**Devices:**

**X15/X24/M11(5.445,-396.085) MN(nch)**

**XI266/XI0/MMI25 MN(nch)**

**X15/X24/M10(5.255,-396.085) MN(nch)**

**XI266/XI0/MMI26 MN(nch)**

(\_sdw2v)

(\_sdw2v)

**Devices:**

**X15/X24/M4(3.695,-396.085) MN(nch)**

**XI266/XI0/MMI28 MN(nch)**

**X15/X24/M5(3.955,-396.085) MN(nch)**

**XI266/XI0/MMI27 MN(nch)**

(\_sdw2v)

(\_sdw2v)

**Devices:**

**X15/X24/M3(3.435,-396.085) MN(nch)**

**XI266/XI0/MMI24 MN(nch)**

**X15/X24/M2(3.175,-396.085) MN(nch)**

**XI266/XI0/MMI23 MN(nch)**

(\_sdw2v)

(\_sdw2v)

**Devices:**

X15/X24/M0(2.655,-396.085) MN(nch)

XI266/XI0/MMI21 MN(nch)

X15/X24/M1(2.915,-396.085) MN(nch)

XI266/XI0/MMI22 MN(nch)

(\_sdw2v)

(\_sdw2v)

**Devices:**

X15/X23/M14(6.205,-396.655) MN(nch)

XI266/XI0/MMI17 MN(nch)

X15/X23/M15(6.490,-396.655) MN(nch)

XI266/XI0/MMI20 MN(nch)

(\_sdw2v)

(\_sdw2v)

**Devices:**

X15/X23/M13(5.945,-396.655) MN(nch)

XI266/XI0/MMI19 MN(nch)

X15/X23/M12(5.685,-396.655) MN(nch)

XI266/XI0/MMI18 MN(nch)

(\_sdw2v)

(\_sdw2v)

**Devices:**

X15/X23/M11(5.445,-396.655) MN(nch)

XI266/XI1/MMI25 MN(nch)

X15/X23/M10(5.255,-396.655) MN(nch)

XI266/XI1/MMI26 MN(nch)

(\_sdw2v)

(\_sdw2v)

**Devices:**

X15/X23/M4(3.695,-396.655) MN(nch)

XI266/XI1/MMI28 MN(nch)

X15/X23/M5(3.955,-396.655) MN(nch)

XI266/XI1/MMI27 MN(nch)

(\_sdw2v)

(\_sdw2v)

**Devices:**

X15/X23/M3(3.435,-396.655) MN(nch)

XI266/XI1/MMI24 MN(nch)

X15/X23/M2(3.175,-396.655) MN(nch)

XI266/XI1/MMI23 MN(nch)

(\_sdw2v)

(\_sdw2v)

**Devices:**

X15/X23/M0(2.655,-396.655) MN(nch)

XI266/XI1/MMI21 MN(nch)

**X15/X23/M1(2.915,-396.655) MN(nch)**

**XI266/XI1/MMI22 MN(nch)**

**(\_sdw2v)**

**(\_sdw2v)**

**Devices:**

**X15/X22/M2(3.025,-399.685) MN(nch)**

**XI266/XI1/MMI17 MN(nch)**

**X15/X22/M3(2.765,-399.685) MN(nch)**

**XI266/XI1/MMI20 MN(nch)**

**(\_sdw2v)**

**(\_sdw2v)**

**Devices:**

**X15/X24/M8(4.735,-395.925) MN(nch)**

**XI266/XI0/MMI36 MN(nch)**

**X15/X24/M9(4.995,-395.925) MN(nch)**

**XI266/XI0/MMI35 MN(nch)**

**(\_sdw2v)**

**(\_sdw2v)**

**Devices:**

**X15/X24/M6(4.215,-395.925) MN(nch)**

**XI266/XI0/MMI30 MN(nch)**

**X15/X24/M7(4.475,-395.925) MN(nch)**

**XI266/XI0/MMI29 MN(nch)**

**(\_sdw2v)**

**(\_sdw2v)**

**Devices:**

**X15/X23/M8(4.735,-396.815) MN(nch)**

**XI266/XI1/MMI36 MN(nch)**

**X15/X23/M9(4.995,-396.815) MN(nch)**

**XI266/XI1/MMI35 MN(nch)**

**(\_sdw2v)**

**(\_sdw2v)**

**Devices:**

**X13/X24/M15(6.490,-436.085) MN(nch)**

**XI264/XI3/MMU3\_1-M\_u4 MN(nch)**

**X13/X24/M14(6.205,-436.085) MN(nch)**

**XI264/XI3/MMU3\_1-M\_u3 MN(nch)**

**(\_sdw2v)**

**(\_sdw2v)**

**Devices:**

**X13/X24/M13(5.945,-436.085) MN(nch)**

**XI264/XI3/MMU3\_0-M\_u3 MN(nch)**

**X13/X24/M12(5.685,-436.085) MN(nch)**

**XI264/XI3/MMU3\_0-M\_u4 MN(nch)**



**o Matched Mosfets Which Have Been Unequally Reduced:**

**X3/M40(-46.635,179.770)**

**X3/M65(-40.915,182.700)**

**X3/M64(-41.175,182.700)**

**X3/M63(-41.435,182.700)**

**X3/M62(-41.695,182.700)**

**X3/M61(-41.955,182.700)**

**X3/M60(-42.215,182.700)**

**X3/M59(-42.475,182.700)**

**X3/M58(-42.735,182.700)**

**XI132/XI0/MMI0-M\_u2**

**XI132/XI1/MMI1-M\_u2**

**\*\* missing smashed mosfet \*\***

**\*\* missing smashed mosfet \*\***

**\*\* missing smashed mosfet \*\***

**\*\* missing smashed mosfet \*\***

**\*\* missing smashed mosfet \*\***

**\*\* missing smashed mosfet \*\***

**\*\* missing smashed mosfet \*\***

**X3/M37(-46.895,179.770)**

**X3/M57(-43.255,182.700)**

**X3/M56(-43.515,182.700)**

**X3/M55(-43.775,182.700)**

**X3/M54(-44.035,182.700)**

**X3/M53(-44.295,182.700)**

**X3/M52(-44.555,182.700)**

**X3/M51(-44.815,182.700)**

**X3/M50(-45.075,182.700)**

**XI132/XI0/MMI0-M\_u3**

**XI132/XI1/MMI1-M\_u3**

**\*\* missing smashed mosfet \*\***

**\*\* missing smashed mosfet \*\***

**\*\* missing smashed mosfet \*\***

**\*\* missing smashed mosfet \*\***

**\*\* missing smashed mosfet \*\***

**\*\* missing smashed mosfet \*\***

**\*\* missing smashed mosfet \*\***

**X3/M34(-47.155,179.770)**

**X3/M49(-45.335,182.700)**

**X3/M48(-45.595,182.700)**

**X3/M47(-45.855,182.700)**

**X3/M45(-46.115,182.700)**

**X3/M43(-46.375,182.700)**

**X3/M41(-46.635,182.700)**

**XI132/XI0/MMI0-M\_u1**

**XI132/XI1/MMI1-M\_u1**

**\*\* missing smashed mosfet \*\***

**\*\* missing smashed mosfet \*\***

**\*\* missing smashed mosfet \*\***

**\*\* missing smashed mosfet \*\***

**\*\* missing smashed mosfet \*\***

X3/M38(-46.895,182.700)

**\*\* missing smashed mosfet \*\***

X3/M35(-47.155,182.700)

**\*\* missing smashed mosfet \*\***

X4/M40(-36.635,179.770)

XI137/XI0/MMI0-M\_u2

X4/M65(-30.915,182.700)

XI137/XI1/MMI1-M\_u2

X4/M64(-31.175,182.700)

**\*\* missing smashed mosfet \*\***

X4/M63(-31.435,182.700)

**\*\* missing smashed mosfet \*\***

X4/M62(-31.695,182.700)

**\*\* missing smashed mosfet \*\***

X4/M61(-31.955,182.700)

**\*\* missing smashed mosfet \*\***

X4/M60(-32.215,182.700)

**\*\* missing smashed mosfet \*\***

X4/M59(-32.475,182.700)

**\*\* missing smashed mosfet \*\***

X4/M58(-32.735,182.700)

**\*\* missing smashed mosfet \*\***

X4/M37(-36.895,179.770)

XI137/XI0/MMI0-M\_u3

X4/M57(-33.255,182.700)

XI137/XI1/MMI1-M\_u3

X4/M56(-33.515,182.700)

**\*\* missing smashed mosfet \*\***

X4/M55(-33.775,182.700)

**\*\* missing smashed mosfet \*\***

X4/M54(-34.035,182.700)

**\*\* missing smashed mosfet \*\***

X4/M53(-34.295,182.700)

**\*\* missing smashed mosfet \*\***

X4/M52(-34.555,182.700)

**\*\* missing smashed mosfet \*\***

X4/M51(-34.815,182.700)

**\*\* missing smashed mosfet \*\***

X4/M50(-35.075,182.700)

**\*\* missing smashed mosfet \*\***

X4/M34(-37.155,179.770)

XI137/XI0/MMI0-M\_u1

X4/M49(-35.335,182.700)

XI137/XI1/MMI1-M\_u1

X4/M48(-35.595,182.700)

**\*\* missing smashed mosfet \*\***

X4/M47(-35.855,182.700)

**\*\* missing smashed mosfet \*\***

X4/M45(-36.115,182.700)

**\*\* missing smashed mosfet \*\***

X4/M43(-36.375,182.700)

**\*\* missing smashed mosfet \*\***

X4/M41(-36.635,182.700)

**\*\* missing smashed mosfet \*\***

X4/M38(-36.895,182.700)

**\*\* missing smashed mosfet \*\***

X4/M35(-37.155,182.700)

**\*\* missing smashed mosfet \*\***

\*\*\*\*\*  
\*\*\*\*\*

## SUMMARY

\*\*\*\*\*  
\*\*\*\*\*

**Total CPU Time: 0 sec**

**Total Elapsed Time: 0 sec**