


Creating a Workspace:

- In Desktop Create a folder and name it as Digital_VLSI (give folder name without any space).
- Create a new sub-directory and name it as andgate for the design and open a terminal from the sub-directory.

Functional Simulation:


Invoke the cadence environment by type the below commands

- `csch` (Invokes C-Shell)
- `source /home/install/cshrc` (mention the path of the tools)




```
encmitpg@mit-ec-17:~/Desktop/sai/dvlsi/intro
File Edit View Search Terminal Help
^C
[encmitpg@mit-ec-17 intro]$ csch
```

Fig. 1: csch



```
encmitpg@mit-ec-17:intro
File Edit View Search Terminal Help
^C
[encmitpg@mit-ec-17 intro]$ csch
if: Expression Syntax.
[encmitpg@mit-ec-17 intro]$ source /home/install/cshrc
```

Fig. 2: source /home/install/cshrc



```
encmitpg@mit-ec-17:intro
File Edit View Search Terminal Help
Welcome to Cadence Tools Suite
[encmitpg@mit-ec-17 intro]$
```

Fig. 3: Cadence Tools Suite

Creating Source Codes

- In the Terminal, type `gedit <filename>.v`




Fig. 4: Verilog file creation

- A blank document opens up into which the following source code can be typed down.
- Use Save option or Ctrl+S to save the code or click on the save option from the top most right corner and close the text file.

Source Code:



Fig. 5: source code

Creating Test bench:

- Similarly, create test bench using `gedit <filename_tb>.v` to open a new blank document.




Fig. 6: testbench file creation

- Click on the Save option and it will look like the below window and then close the file.

Testbench code:



The screenshot shows a text editor window titled 'and_tb.v' with a file path of '~/Desktop/sai/dvlsi/intro'. The window contains the following Verilog testbench code:

```
module tb();
reg a,b;
wire c;
andgate uut(a,b,c);


initial begin
a=0;b=0;
#5 a=0;b=1;
#5 a=1;b=0;
#5 a=1;b=1;
end

initial begin
$monitor ($time,"a=%b,b=%b,c=%b",a,b,c);
#20 $finish;
end
endmodule
```

Fig. 7: testbench code

To Launch Simulation tool

- `nclaunch -new&`
// “-new” option is used for invoking NCVERILOG for the first time for any design
- `nclaunch&`
// On subsequent calls to NCVERILOG
- It will invoke the nclaunch window for functional simulation we can compile, elaborate and simulate it using Multiple.



```
encmitpg@mit-ec-17:intro
File Edit View Search Terminal Help

Welcome to Cadence Tools Suite

[encmitpg@mit-ec-17 intro]$ gedit and.v
[encmitpg@mit-ec-17 intro]$ gedit and_tb.v
[encmitpg@mit-ec-17 intro]$ nclaunch -new&
```

Fig. 8: nclaunch command

- Select Multiple Step and then select “Create cds.lib File” as shown in below figure.



Fig. 9: nclaunch setup selection

- Click the cds.lib file and save the file by clicking on Save option.




Fig. 10: nclaunch after selecting multiple steps

- Save cds.lib file and select the correct option for cds.lib file format based on the HDL Language and Libraries used.




Fig. 11: Create cds.lib file and save

- Select “Don’t include any libraries (verilog design)” from “New cds.lib file” and click on “OK” as in below figure.




Fig. 12: Don’t include libraries

- We are simulating verilog design without using any libraries
- A Click “OK” in the “nclaunch: Open Design Directory” window as shown in below figure.




Fig. 13: After saving cds.lib file

- A 'NCLaunch window' appears as shown in figure below
- Left side you can see the HDL files. Right side of the window has worklib and snapshots directories listed.
- Worklib is the directory where all the compiled codes are stored while Snapshot will have output of elaboration which in turn goes for simulation.




Fig. 14: nclaunch window

To perform the function simulation, the following three steps are involved
Compilation, Elaboration and Simulation.

Step 1: Compilation: Process to check the correct Verilog language syntax and usage

Inputs: Supplied are Verilog design and test bench codes

Outputs: Compiled database created in mapped library if successful, generates report else error reported in log file

Steps for compilation:

1. Create work/library directory (most of the latest simulation tools creates automatically).
 2. Map the work to library created (most of the latest simulation tools creates automatically).
 3. Run the compile command with compile options.
- Left side select the file and in Tools: launch verilog compiler with current selection will get enable. Click it to compile the code
 - Worklib is the directory where all the compiled codes are stored while Snapshot will have output of elaboration which in turn goes for simulation




Fig. 15: select Verilog code and launch Verilog compiler

- After compilation it will come under worklib you can see in right side window.
- Select the test bench and compile it. It will come under worklib. Under Worklib you can see the module and test-bench.




Fig. 16: select Verilog code and launch Verilog compiler

- The cds.lib file is an ASCII text file. It defines which libraries are accessible and where they are located. It contains statements that map logical library names to their physical directory paths. For this Design, you will define a library called “worklib”.

Step 2: Elaboration: To check the port connections in hierarchical design

Inputs: Top level design/test bench Verilog codes

Outputs: Elaborate database updated in mapped library if successful, generates report else error reported in log file

Steps for elaboration – Run the elaboration command with elaborate options

1. It builds the module hierarchy.
 2. Binds modules to module instances.
 3. Computes parameter values.
 4. Checks for hierarchical names conflicts.
 5. It also establishes net connectivity and prepares all of this for simulation.
- After elaboration the file will come under snapshot. Select the test bench and elaborate it.




Fig. 17: Elaboration Launch Operation

Step 3: Simulation: Simulate with the given test vectors over a period of time to observe the output behaviour.

Inputs: Compiled and Elaborated top level module name.

Outputs: Simulation log file, waveforms for debugging. Simulation allows to dump design and test bench signals into a waveform.

Steps for simulation – Run the simulation command with simulator options.

- Instead of nclaunch, design file and testbench can be run using single irun command.
 - `irun and.v and_tbv -access +rwc -gui`




Fig. 18: Simulation Launch Operation




Fig. 19: In SimVision window, right click on the tb module and select “send to simulation window”




Fig. 20: Click on Run simulation to get waveforms




Fig. 21: irun single command to open SimVision