# **EXPERIMENT-9**

# Verification Bridge Course EDA Guidelines & Lecture Highlights

# 1) Link to EDA Playground




Figure: Link to EDA Playground

## 2) Sign Up or Registration

After visiting the link specified in Step 1. Click on the highlighted text on the webpage. You will be directed to the EDA Playground Registration.




Figure: Sign Up or Registration

## 3) EDA Playground Registration

Enter all the details highlighted in the Green Box in the below image. Please use your Manipal Learners ID credentials to avail full registration to EDA Playground.




Figure: EDA Playground Registration

## 4) Accept Limited Use Terms

Please go through the Limited Use Terms and, please do agree to the same if you are willing to.




Figure: Accept Limited Terms of Use

## 5) Verify you EMAIL

If the registration is successful, you can expect an EMAIL Verification prior to signing in.

## 6) EDA Playground Startup Page

- Once you have registered; the startup page of the EDA Playground has two files. Please select the type of testbench and design you would like to code in. (as highlighted in the Languages and Libraries section).
- Please select the tools and simulators on which you would like to run the design. (as highlighted in the Tools and Simulators section).
- Please write the test bench in the section pointed in the Testbench module.
- Please write the design files in the section pointed in the Design module.
- The output and the logs can be checked in the section pointed the bottom module.




Figure 5: EDA Playground Startup

# **Lecture Highlights**

# **Lecture 1:**

## Step 1. Account Creation and Execution

- Instructions likely relate to setting up user credentials and environment necessary for accessing EDA tools.
- This section outlines the execution steps in the tool, although specifics aren't listed.

## Step 2. Signal Generation

- Discusses the generation of global signals, including clocks and resets, which are fundamental for synchronizing digital circuits.
- Distinguishes between fixed and variable rate clocks for creating different timing requirements in simulations.

## Step 3. Signal Classifications

- Global Signals: Such as the main clock (clk) and reset (reset).
- Data Signals: For example, rdata (read data) and wdata (write data), used for transferring data.
- Control Signals: Control flow in a system, including signals like wr (write enable), oe (output enable), raddr (read address), and waddr (write address).

## Step 4: Initial Block Usage in Testbench

- The testbench (TB) setup starts with defining an initial block using Verilog syntax.
- The timescale directive sets timing precision, typically in 1ns/1ps.

• Example code initializes registers, runs a sequence (a=1; after a delay #10; a=0;), and outlines the usage of the initial block for test signal setup.

- System tasks like \$dumpfile and \$dumpvars are used for waveform generation, and \$monitor is used for real-time signal monitoring.
- The #200; \$finish; command signals the end of execution.

## Step 5: Always Block in Testbench

- Provides a template for combinational and sequential blocks using always @(argument) syntax.
- A combinational block example would be empty (driven by any change in inputs), while a sequential block typically depends on a clock signal.

# Step 6: Clock Generation

- Includes generating clocks at different frequencies (e.g., 100 MHz, 50 MHz, 25 MHz) by setting the edge alignment. The document suggests aligning edges to generate specific frequencies.
- Calculation for clock period (e.g., 1000/100 = 10) is mentioned, where 10 ns is derived from 100 MHz.

## Step 7: Custom Signal Generation

- Two methods are suggested:
  - 1. Task-based generation: Where tasks create repeatable clock sequences or signals.
  - 2. User-defined parameters: Allow users to customize signal properties.

## **Lecture 2:**

## Step 1: Data Types

- 2-State and 4-State Data Types:
  - o 2-State: Holds binary values, either 0 or 1, which are used where only definitive binary outcomes are needed.
  - o 4-State: Can represent 0, 1, x (unknown), and z (high impedance), used in cases where signal states need additional information, such as undefined or disconnected states.

# Array Types:

- o Fixed Arrays: Arrays with a predefined size.
- o Queues: Dynamic arrays that allow insertion and deletion operations.
- o Dynamic Arrays: Arrays whose size can change during runtime.

- Integer Types:
  - Unsigned: Represents values from 0 to 2<sup>n</sup> 1 (e.g., bit[31:0] for a 32-bit unsigned integer).
  - $\circ$  Signed: Range from -2^(n-1) to 2^(n-1) 1, allowing negative values.
- Specific Width Data Types:
  - o 8-bit (byte), 16-bit (shortint), 32-bit (int), and 64-bit (longint), used for defining precise bit widths for variables.
- Real and Floating Types:
  - o Real: Used for fixed-point numerical representation.
  - o Realtime: Floating-point values that can be utilized for timing analysis in simulations.

# Step 2: Assignments in HDL

- Procedural Assignment:
  - o Defined within procedural blocks (e.g., always blocks) and used for variables that need to be updated sequentially.
- Continuous Assignment:
  - o Assigns values continuously, generally used for combinational logic with assign statements.
- Wire and Reg:
  - Wire: Used for connecting different modules or blocks in the design, supporting only continuous assignment.
  - o Reg: Holds a value across procedural assignments, used mainly in sequential logic.

## Step 3: Procedural Blocks Example

- Example Code Block:
  - o Demonstrates a clock-triggered counter increment:

```
always @(posedge clk)
begin
  count <= count + 1;
end
assign y = count;</pre>
```

o This block increases count at each positive clock edge and assigns its value to y. It is essential to ensure y has the necessary width to hold the count value.

## Step 4: Simulation and Variable Types

- Real-Time and System-Time Variables:
  - Used to track time in fixed or floating formats, particularly useful for time-sensitive simulations.
- Simulation-Specific Variables:
  - o These include variables that adapt based on the simulation environment, which are essential for modeling complex hardware behaviors.

# **Lecture 3:**

## Step 1: Purpose of Arrays

- Store multiple transaction data instances.
- Compare generator output vs "golden" data for Design Under Test (DUT) verification.

## Step 2: Array Declaration and Initialization

- Bit Array: Example bit arr[8] can hold 8 elements, each of 1-bit size, indicating a fixed-size array.
- Automatic Sizing: bit arr[]={1,0,1,0} initializes an array and automatically sets its size based on the initial values (in this case, size 4).
- Repetitive Values: An array can be initialized with repetitive values using syntax like  $arr[] = {6{1}}$ , which creates an array of size 6 with each element set to 1.
- Unique Values:  $arr = \{1,2,3,4\}$  initializes the array with specific unique values.
- Default Initialization: arr[] = '{default:0} initializes all elements to a default value, such as 0.

## Step 3: Array Functions and Access

- Size Retrieval: \$size(arr) returns the size of the array.
- Accessing Elements:arr[index value] to get elements.
- Printing Elements: %p displays all elements at once.

## Step 4: Repetitive Operations on Arrays

- foreach Loop: The foreach(arr[j]) loop iterates through each element of the array, automatically incrementing j to match the array's indices.
- repeat Loop: Allows repeating a set of operations a fixed number of times, typically used when you need to replicate a specific task for each element.
- for Loop: Provides a traditional indexing approach to iterating over arrays, offering greater control over the start, end, and increment steps.