

II - ASSIGNMENT (Start Writing From Here)

Explain ab	out Associative Memory.		
ASSOCIATIVE	MEMORY		
	ive momory can be considered as a men	mory unit whose stor	ed data
can be iden	tified for access by the content of a or a memory location.		
	memory is often referred to as conter	nt Addressable Memory	u (cam).
	te operation is performed on an asso		
	ation is given to word - the memory it	,	
	word is to be sied from associative m	0 0	
	d is specified. The words matching the		
	for neading.	grafica withing with the	MAT ANA
	b resulting	Argument Register (A)	
From the	djagram, we can say an associative		
	sists of away and logic for 'm' words with	h Key Register (K)	
'n' bits per	word. The functional stegisters like		Match Registe
the argumen	nt negister A & key negister k	Associative memoryaway	
each have	n bits, one los each bit ora	and Logic	
word. The m	oth negister M consists of Read ->	F. 1.	-> M
m bits, en	e for each memory word. Read ->	m words	
	which are kept in write	n bits per word	
	ry are compared in parallel		
with the	content of the argument	Output	
register.	/	BLOIX REPRESENTATI	10A) OF
		ASSOCIATIVE MEM	
	20	. 200 Car (11 V C 1 C)	CMRIT



	A1	Aį	An		
	1	1	1		
	K ₁	Kj	Kn	SITTE	HIBA
				1	N.A.
hord1	Cit	Czi	Cin	->	MI
	alway or hardinar				
wordi	Cir	Cij	Cin	->	Mi
	brio resistanti	130 - 14 C 15 T	3 - 2 - 2 - 2 - 2	Mary 1981	in ent
Wordm	:Cm1	Cmj	Cmn -	> [†]	Mm
	Bit1	Bitj	Bitn		sam ale

The cells present inside the memory array are marked by the letter C with two subscripts. The pirst subscript gives the word number and the second specifies the bit position in the word. For instance, the cell cij is the cell for bit j in word i

A bit Aj in the argument negister is compared with all the bits in column j of the array provided that kj = 1. Their process is done to all columns j = 1, 2, 3 - - - n.

If a match occurs between all the unmasked bits of the argument and the bits in word i, the corresponding bit Mi in the match register is set to 1. If one or more unmasked bits of the argument and the word do not match. Mi is cleared to 0.







Explain about Arithmetic Pipelining with an example.

ARITHMETIC PIPELINE

Arithmetic Pipelines are mostly used in high-speed compaters. They are used to implement floating point operations, multiplication of fixed-point numbers and similar computations encountered in scientific problems.

To understand the

The combined operation of floating-point addition and subtraction is divided into four segments. Each segment contains the corresponding suboperation to be performed in the given pipeline. The suboperations that are shown in the tous segments are: -

- (i) Compare the exponents by subtraction
- (ii) Align the mantissas
- (iii) Add or subtract the mantissas
- (iv) Normalize the nexult

To understand the concepts of arithmetic pipeline in a more convinient way let us consider an example of a pipeline unit for floating-point addition and subtraction.

The inputs to the feating point adder pipeline are two normalized floating-point binary numbers defined as:

$$X = A * 2^9 = 0.9504 * 10^3$$

where A & B are two practions that represent manties a & a, b are the exponents. 1. Compase exponents by subtraction

The exponents are compared by subtracting them to determine their difference



The larger exponent is chosen	as exponent of	nesult · Jr	e difference of exponents	
authorize Town may	ny times the m	antisa a	usociated with smaller	
exponent must be shifted to night	<u> </u>			
2. Align the mantissa		Salations.		
The martissa of smaller exponent	is shifted a	ecording t	o the difference of	
experients determined in segment or	ne-	**	u /	
X = 0.9504 × 163	and a Part I			
Y = 0.08200 * 10 3 PIPEL	INE ORGANIZATION	w FOR FLOATI	NG POINT ADDITION & SUBTRACTION	
3. Add Mantissas	Exponents		Mantissa	
The two mantissas are	a b	A B		
added in segment three.			1	
Zz X + Y	R		R	
= 1.0324 * 10 ³				
4. Normalize the nexult Segments:	Compose exponents by subtraction	Difference		
After normalization,			Align Mantissa	
the nexult is written as	R			
Z=0.1324 * 10 ⁴			R	
Segment 2:	Choose exponent			
Constant			Add or Aubtract montissa	
Segment 3:				
Majeraje a par caración	R		R	
Segment 4:	Adjust exponent &		Normalize Result	
	R		R	
	1			
	23		CMRIT	



With an example, explain multiplication alogorithm

MULTIPLICATION ALGORITHM

Multiplication of two fixed - point binary numbers in xigned magnitude representation is done with paper a pencil with a process of xuccessive while and add operations.

This process is test illustrated with a numerical example:—

23 10111 Multiplicand 19 × 10011 Multiplica

20111 10111 00000 00000

10111 437 110110101 Product

This process looks at successive bits of the multiplier, least significant bits first of the multiplier bit is 1, the multiplicand is copied as it is; otherwise we copy zeros. Now we shift no scopied down one position to the left from the previous numbers. Finally, the numbers are called a their sum produces the product.

Hardware Implementation For Signed - Magnitude Data

When multiplication is implemented in a digital computer, we change the process slightly. Here, instead of providing registers to store & add simultaneously as many birrary numbers as there are bits in the multiplier, it is convinient to provide an adder for the summation of only two birrary numbers and accumulate the partial products in a register. Second, instead of shifting the multiplicand to left, the partial product is shifted to the right, which results in leaving the partial product and the multiplicand in the required register positions.



The hardware for the multiplication consists of the equipment as given below.

The multiplier is stored in the register and its sign in Qs. The sequence counter SC is intially set bits in the multiplier. After forming each partial product the counter is decremented. When the content of the counter reaches zero.

product the counter is decremented. In			nt of the cour	nter neach	3 2010
the product is complete and we stop.	the pr	iccess.			
B ₅				,	
' B negister			Sequence Count	er (sc)	
Complementes and					
parallel adder					
As			95	(zightmos	tbit)
				ar T	
O→E→ A negister	-	>	'a negister		
Example: - Multiplicand B = 10111	E	A	Q	SC	
Multiplier in Q	0	00000	tooti	101(5)	
On = 1; Add B		10111			
First partial product	0	10111			
Shift right EAQ	0	01011	11001	200 (4)	
On = 1 ? Add 8		10111			
second partial product	1	00000		mana Ali	
Shift right EAQ	0	10001	01100	011 (3)	
an =0; shift right EAS	0	01000	10110	010 (2)	
	0	00100	01011	001 (1)	
an=0; shift right EAS		10111			
Qn = 1; add B	0	11011	4 195 day 9		
Fifth partial product	0	01101		000 (0)	
Shift right EAQ Final product in AQ = 0110110101	25				MRIT
Jina padauct in Ad - official of					



Hardware Algorithm Multiply operation Multiplicand in B Multiplier in a As Cas A Bs Os + Qs A Bs A CO, ECO = 0 = 1 EA < A+13 Shr EAQ SC - SC - 1 70 = 0 SC END (product is in Aa)

(a) Explain Asynchronous data transfer and communication Interface.

ASYNCHRONOUS DATA TRANSFER

The internal operations in a digital system one synchronized by means of clock pulses supplied by a common pulse generator. If the negisters in the interface share a common clock with CPV negisters the transfer is synchronous. In most cases, the internal timing in each unit is independent from the other in that each uses its own private clock for internal negisters, which is said to be Asynchronous.



Asynchsonous data transfer between two independent units requires that control signals be transmitted between the communicating units to indicate the time at which data is being transmitted. One way is by strobe pulse supplied by one of the units to indicate to the other writ when the Bansfer has to occur. Another method used is to accompany each data item being Barufessed with a central signal that indicates the presence of data in bus. The unit receiving data responds with another control signal to acknowledge receipt of data. This agreement is referred to as Handshaking. Generally, we consider transmitting unit as the source and the preceiving unit as the destination. Two Types of Asynchronous Data Transmission: - Strobe Control Handshaking I-STROBE CONTROL Itis method employs a single control line to time each transfer. The stricte may be activated by either source or the destination unit. (i) Source - Initiated Transfer (a) Block DIAGRAM · The data bus carries the tinary information Source Destination Unit strobe Unit from source to destination unit using multiple Source initiated lines to transper an entire byte / word. The shote Data by Destination is a single line that tells the destination unit Source Unit Unit When a valid data is available in the bus. destination initiated (ii) Destination - Initiated Isansper (b) TIMING DIAGRAM In this case, destination unit activates the Valid shote pulse informing the source to provide data Data The source places data on data bus. Strabe



II. HANDSHAKING



- The disadvantage of the strote method is	1 that source unit that initiates the
	the destination unit has actually oreceived
	is. Same for when destination initiates transfer.
- The hands hake method solves this prot	
central signal that provides a neply to t	
- one control line is in the same direction	Sécurce Data valid destination
as the data flow in the but from source to	Unit coata accepted unit
destination.	
- Other control line is in other direction	Data by Calid Data -
450m destination to the source.	Data Valid
(i) Seurce - Initiated Iranyer	Data accepted
The two handshaking lines are : data	to any in any Part
valid by source unit & data accepted	Flace data on this Enable data from bus Enable data valid Enable data accepted
by destination unit. The sequence of	
4-10:	Disable data valid Pisable data accepted Ready to accept data
(ii) Destination Initiated Frances	Source Data bus Destination
The destination unit disables its data	Unit Data Valld Unit
occepted signal & system goes to initial	Lang to auch
state. The source does not send next for date	
data item until the destination shong DodaNall	The Control of the Co
its readiness to accept new data. Data But	→ Valid Data →
P	ace data on bus Ready to accord data
	ace data on bus Ready to accept data Frable data valid Frable deady for doctor
0	soble data valid Accept data from ten
J nu	alitiate data on bus disable seady for data
	CIVIKI

(5)



Asynchronous Communication Interface.	
The block diagram is stoom below. It junctions as both transmitter a R	Pecelver .
The interface is initialized for a particular mode of transfer by means of	a
control byte that is loaded into its control negister	
Explain about different instruction formats in 8086	
INSTRUCTION FORMAT IN 8086 MICROPROCESSOR	
Instruction Format has one or more no g fields.	
The first field is operation code (or) opcode & the second field is operan	d Held.
1) ONE BYTE INSTRUCTION DT DO	0
OPCODE	
This format is only one byte long. The least significant 3 bits of opcode	
represent register operand otherwise all 8 - bits are operade bits & operands	are implie
2) REGISTER TO REGISTER DI D	
OPCODE D W 112 REG RIM	
This format is 2 bytes long - The first byte of code specified the operation	code
and width of operand is specified by w. The second pyte of code shows the	
negistes eperands and RIM fields (specifies another register/vocation)	
3) REGISTER TO /FROM MEMORY NITHOUT DISPLACEMENT DI DI DO DIDG DEDUTO OPCODE W MOD REG RIM	
This format is also 2 bytes long & similar to negister to negister format	
except for MOD field that shows the mode of addressing.	

29

CMRIT



4) REGISTER TO FROM MEMORY WITH DISPLACEMENT
OPCODE MOD REG RIM Lower State Higher Byte of Disp
This type of pormat contains 1/two additional bytes for displacement
This type of permat contains 1/two additional bytes for displacement along with a byte format of negister to register without displacement
5 JIMMEDIATE UPERAND TO REGISTER
OPCODE MD OPCODE RIM LOWER BYTE OF Data
Here, the first as well as the 3-bits from second byte which are used
to stegister to stegister format are used for opcode.
It also contains one I two bytes of immediate data.
6) IMMEDIATE OPERAND TO MEMORY WITH 16-BIT DISPLACEMENT
OPCODE W MOD OPCODE R/M Lower Byte OF DISP
Disp Disp
Do Do Do Do . Lower Byte of Data Higher Byte of Data
This instruction format requires 5 or 6 bytes for coding. The first
2 bytes contain information negarding opcopE, MOD and RIM fields.
The remaining 4 bytes contain 2 bytes of displacement and 2 bytes of
data.
Control of the Control of Andrews 2 of the Control
Comes as a contest of the contest of
30 CMRIT