


I - ASSIGNMENT

(Start Writing From Here)


1 How to implement NOT, AND and OR gate using NAND and NOR gates.

) Implementing AND, OF, NOT gates using wand


) NOT by using NAND




is) AND by using NAND



iii) or by using NAND




2) Implementing AND, OP, NOT by using NOR gate
i) AND by using NOR





ii) OR coate by using NOR



iii) NOT hate by using NOR

Find out sop for the following 2.

- A) F(A,8,C) = AB+R1
- B) F(A181(10) = A4 B'CD'

A) F(A, B, C) = AB + BC'

This is sop form of given equation.

B) F(A,B,C,D) = A+ B'CO'



- AB'C' + AB'C + ABC' + ABC' + A'B'C P' + AB'CD' - AB'C'(D'+D) + AB'C (D'+D) + ABC'(D'+D) + ABC(D'+D) + A'B'CD' + AB'CD'

- AB'c'D'+ AB'C'D + AB'CD'+ ABC'D'+ ABC'D'+ ABC'D

+ ABCD'+ ABCD + A'B'CD'+ AB'CD'

This 24 SOP form for given F CARE, C.D

3. Demonstrate the design steps of synchornous counters with suitable examples?

Design of synchronous counter

A synchronous counter as a type of counter in which all the flip flops are biggered simulteneously by the same clock pube

step 1: Determine the number of -lip-flops required.

Firstly, analyze the problem description and determine the number of flip-flops required to imprement the synchronous counter-if n is the required number of flip flops, then the smallest value of n is such that the number of states of states.



step 2:- Draw the state diagram.

the possible states. The states diagram that shows all the possible states. The states diagram is basically a graphical way of representing the sequence of states through which the counter progress. In the state diagram, we can also include the case in which the counter goes to a particular state from the invalid states on the next clock pulse.

step3: selection of flip-flops and excitation table.

In the third step, select a particular type of flip-flop to be used to implement the counter and draw its excitation table. The excitation table is one that gives the information about the present states, next states, and required excitation of the flop-flop.

step 4: obtain the minimal expression for extention

Now, obtain the minimal expressions for the excitations
of the tlipflops by using any minimal technique such as

K-map

Step 5: praw the logic diagram

Draw the logic circuit diagram according to the minimal expression obtained in the step 4.



Examples


pesign a synchronous counter using D flip flops that goes through states 0,1,2,4,0. The unwed states must always go to zero on the next clock pulse solution:

step 1: Number of flip flops required.

This synchronous counter has for stable states, i.e., 0(000), 1(1001), 2(00), 4(100). Rut we require three flip flops because it counts 4(100) as well.

Since three flip-flops can count eight slates. Thus the remaining fow states, i.e. 3(011),5(101),6(110) and 7(111) are unused states must go to 0(000) after the next clock pulse

step 2: Draw the state diagram:



3 late diagram



step 3 - choose the type of flip flop and write the excitation table.


Present state			Next state			Required Excitation		
Q'z	QI	Q'D	Re	Q1	Qp	De	De	Do_
0	0	D	0	0	1	0	0	11
0	0	1	0	L	0	0		0
0	1	0	1	0	0	1	0	U
0			0	0	0	0	0	0
1	0	0	0	0	0	0	0	0
	0	1	0	0	0	0	0	0
		0	0	0	0	0	0	0
	1	1	0	0	0	0	0	0

step 4 = Desive the minimal expression

minisation is possible. Hence, the expressions for the excitation can be directly written from the excitation table Itself as follows.



steps: Draw the logic circuit diagram



4) Explain about S-R latch with a next diagram using NAND and NOR gates

M -7 S-R Latch :-

They are also known as present and clear states. The S-R latch forms the basic building blocks of all other types of flip-flops

SP latch in a circuit with

- 1) 2 cross-coupled NOR gate or 2 cross-coupled NANDgate
- is) 2 input s for SET and R for PO RESET


Ti) 2 output Q, 6

CMRIT



i) S-R Latch using NAND gates.


1) truth table



9	R	Q	0)	
0	0	Invalid condition (returned		
0	1	1	0	
1	0	0		
1	1	memory / hold state		

i) FR - latch using NOF gotes

ii) touth table



I	S	R	0	@'	
I	0	0	memory /	hold state	
	0	1	0	,	
	1	0	.1	0 -	
	1	1	Invalid state (not yed)		

what we the different types of Instruction codes?

Types of Instruction code.

In general, there are three codes formats for computer instruction of 16-bit code, the opcode usually contains 3 bits and the rest of 13-bit is subjective, depending on the operation code encountered.



1) memory reference Instruction:

In this type of code, 12 bits are used to specify
the operation memory address, 3 bits for the operate (000 to 110),
and 1 bit to specify the mode as indirect addressing mode ()

15 14 12 11

1 oprode Address

2) Pegister-reference "instrunction":

12 bits indicate the register operation address, 3 bits
for the opcode (111), and 1 bit is utilised for setting the

mode as 0, the "instructions are execused on the register

[0 1 1 1 | Pegister operation]

3) Input-output instruction:

This type of code contains a 12-bit input loutput operation address 13 bits for the opcode (11) and 1 bit is utilised for setting the mode as 1.

These instructions are required to transfer to and from the Ac segister and output device

15 14 12 11 0 1 1 1 1 1 10 operation