

2K X 8 CMOS Electrically Erasable PROM


FEATURES

- Fast Read Access Times - 100ns, 150ns, 200ns, 250ns
- Low CMOS Power Consumption
 - 30mA active (max.) - 100µA standby (max.)
- 5 Volt-only Operation
- Including Write
- Industrial Temperature Range Available (XLE28C16A)
- Fast Nonvolatile Write Cycle
 - Internally Latched Data and Address
 - 5ms Nonvolatile Write Cycle
- On-chip Inadvertent Write Protection
- Unlimited Read Cycle Endurance
- 10,000 Rewrites per Byte
- 10 Year Secure Data Retention
- DATA Polling To Minimize Write Cycle Times
- Reliable Floating Gate CMOS Technology


OVERVIEW

The XL28C16A is a full-featured, 2K x 8 bit CMOS E2PROM (Electrically Erasable Programmable Read Only Memory). Operationally, it is compatible with industry standard 16K bit E2PROM devices, and it offers improved speed and power efficiency. Read access times are as low as 100ns; standby current, less than 100µA. The device is fully functional with a single 5V power supply, and the XL28C16A is manufactured with EXEL's 1.5m CMOS E2PROM process.


PIN CONFIGURATION




24 Pin Skinny DIP Type "P3" Package



32 Pin PLCC Type"D" Package



Small Outline Type "J" Package




PIN NAMES

Address Inputs
Data Inputs/Outputs
Chip Enable
Output Enable
Write Enable
Supply Voltage
Power and Signal Ground
No Connect



BLOCK DIAGRAM



The sophisticated architecture of this device provides complete and automatic control of the nonvolatile write cycle eliminating the need for external timers, latches, high voltage generators and inadvertent write protection circuitry. It fits into a standard SRAM socket and responds to typical SRAM write commands. The XL28C16A features V_{CC} lockout, power-on reset and noise protected WE, to inhibit inadvertent writes.

The XL28C16A is compatible with industrial standard 2K x 8 E²PROMS — its pinouts and operating modes conform to established standards. This compatibility extends to higher and lower density EXEL E²PROMS as well.

APPLICATIONS

The XL28C16A provides secure and reliable data storage thoughout your system's lifetime, both during periods of power on and power off. It may be written to through standard microprocessor protocols as if it were a Static RAM, yet it retains its data in the absence of system power for at least 10 years after the data is written. This flexibility has resulted in a wide variety of digital system applications.

The nonvolatile storage in the XL28C16A replaces dip switches as a means of storing configuration data. It delivers firmware for booting up systems, and for operating industrial and process controllers, traffic controllers, robotics and telemetry, measuring instruments and appliance controls. It retains phone numbers and messages in facsimile machines. The XL28C16A is ideal in applications that are self-adapting such as video games and systems that require automatic re-calibration, as well as those that are subject to power failures.

ENDURANCE and DATA RETENTION

The XL28C16A is designed for applications requiring up to 10,000 data changes per E²PROM byte ensuring a guaranteed endurance of 20 million data changes per device. It provides 10 years of secure data retention, with or without power applied after the data is written.

DEVICE OPERATION-STANDARD MODES

Three control pins (\overline{CE} , \overline{OE} and \overline{WE}) select all standard user-operating modes for the XL28C16A. Chip erase (typically executed during test procedures) requires a higher supply voltage on one input pin. This conforms with existing E²PROM standards.



Read Mode

Data is read from the XL28C16A by bringing both \overline{CE} and \overline{OE} LOW while keeping \overline{WE} HIGH. With the read mode selected, address lines can be changed at any time, in any order to read data at various locations in the E^2PROM array. Read access time is measured from the time when the final controlling line (\overline{CE} or \overline{OE}) goes LOW, or the time when the address is established.

The device can be read an unlimited number of times, because the stored charge that defines the bit state is not affected by a read cycle. (See Figure 2.)

Write Mode

In the XL28C16A, the write cycle is initiated by applying a logical "0" to both WE and CE while OE is logical "1." The address inputs are latched into the device on the falling edge of WE or CE (whichever is last) to specify the address that is to be written. Data on the I/O pins is then latched into the device by bringing either WE or CE HIGH. Both addresses and data are latched in a brief 90ns interval using a 5V supply and TTL write signals. Once the data is latched, the XL28C16A will automatically erase the selected byte and write the new data in less than 5ms. The system is therefore freed to proceed with other operations while the XL28C16A autonomously executes its internal write cycle. The I/O pins will be in a high impedance state while the write operation is in progress. with the exception of I/O7, if a read command is asserted. (See monitoring device status in the next column of this page.) (See Figures 3 and 4.)

Output Disable Mode

If, while in the read mode, \overline{OE} is brought HIGH, the device remains in the read mode, but with the outputs disabled. (I/O pins are in a high impedance state.)

Standby Mode

Whenever \overline{CE} is brought HIGH, the device is set into its standby mode, placing the I/O pins in a high impedance state. Standby power dissipation is less than 100µA with CMOS level inputs. While \overline{CE} remains HIGH, all other input pins are disabled, insulating the device from activity on the system busses.

Chip Erase

The chip erase mode allows the user to erase the entire E²PROM array with a single command. The method requires the application of high voltage (V_H) on the \overline{OE} pin, with \overline{CE} at a logical "0." Chip erase is initiated by a standard byte write command while holding data on the I/O pins high. A byte containing all "1's" is automatically written to all locations in the E²PROM array. (Refer to the Mode Selection chart.)

MONITORING DEVICE STATUS

Because the internal nonvolatile write cycle is completely managed by the XL28C16A, a status indicator has been incorporated to provide for the system to monitor the READY/BUSY status of the device. This is accomplished through a system software routine which simply re-reads the XL28C16A until it determines a simple logical condition.

MODE SELECTION

ĈĒ	ŌĒ	WE	MODE	1/0	POWER
ViH	Х	Х	Standby	HIGH Z	Standby
VIL	VIL	V≀H	Read	Dout	Active
VIL	ViH	7	Byte Write (WE Controlled)	Din	Active
	ViH	VIL	Byte Write (CE Controlled)	DIN	Active
VIL	Vн	VIL	Chip Erase*	Data In=VIH	Active
X	VIL	Х	Write Inhibit	_	_


^{*}Contact EXEL for details.





DATA Polling

The XL28C16A provides a feature named DATA polling which enables the host system to determine the status of the device through the use of the system busses. No additional hardware is required. Any attempt to read the part while the XL28C16A is busy executing its nonvolatile write cycle will be interpreted as a DATA polling read. This is performed by exercising the control pins in the same sequence as for a normal read. DATA polling cycles have no effect on the byte-load timer, contents of the data buffer or nonvolatile cycle timing.



DATA polling is a simple software technique used to determine the status of the XL28C16A. It is executed as a normal read cycle where the target byte location is the same as that of the byte last written to the XL28C16A. During the 5ms (max.) period that the device requires to complete its nonvolatile write cycle, the I/O buffers are set in a high impedance state with the exception of I/O₇. I/O₇ is set to output the **complement** of the value of the MSB of the last byte written to the XL28C16A when a read command is asserted.

The procedure is quite simple. The system reads the location last written to in the XL28C16A and executes a compare operation between the data thus retrieved and the original data byte written. If the compare fails, the XL28C16A is still busy with its nonvolatile write cycle. If the compare passes, the nonvolatile write cycle is complete and the device is available for read or write accesses.

This procedure is commonly used to determine the actual nonvolatile write cycle completion timing eliminating the need to await the 5ms (max.) period specified and enabling accelerated device loading operations.

WRITE PROTECT MECHANISMS

The XL28C16A features several integrated mechanisms to protect it from inadvertent writes that might occur during system power supply transitions or periods of system noise. In addition to the user-controlled protection mechanisms, the following specialized circuits are built in.

OE Write Disable

If \overline{OE} is brought LOW before the \overline{CE} and \overline{WE} write command sequence, the internal nonvolatile write cycle will not occur. See the Mode Selection Table on page 3.

Noise Protection

Write pulses of less than 20ns duration on the \overline{WE} pin will not initiate nonvolatile write cycles.



ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
Lead Soldering Temperature (less than 10 seconds)	
Supply Voltage	
Voltage on Any Pin*	0.6V to +7.0V
Voltage on OE Pin*	0.6V to +15V
ESD Rating	
DC Output Current	

*With respect to ground

NOTE:Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Although this product includes specific circuitry to protect it from electrostatic discharge, conventional precautions should be taken to protect it from any voltages higher than the rated maxima.



DC CHARACTERISTICS

 $T_A = 0$ °C to +70°C for the XLS28C16A or -40°C to +85°C for the XLE28C16A, $V_{CC} = 5V \pm 10$ %

Symbol	Parameter	Test Conditions	Min	Max	Units	
lcc	V _{CC} Current-Active (TTL)	CE = OE = V_{IL} WE = V_{IH} I/O's = open A ₀ - A ₁₂ = toggling f = 5 MHz		30	mA	
ISB	V _{CC} Current-Standby (TTL)	$ \frac{\overline{CE}}{OE} = V_{IH} $ $ \frac{\overline{OE}}{OE} = V_{IL} $ $ \frac{I}{O}'s = open $ $ A_0 - A_{12} = V_{CC} $		2	mA	
SBC	V _{CC} Current Standby (CMOS)	CE ≥ V _{CC} -0.2 OE ≤ 0.2 I/O's = open A ₀ -A ₁₂ ≥V _{CC} -0.2		100	μA	
I _{LI}	Input Leakage Current	V_{IN} = GND to V_{CC}	-10	10	μA	
I _{LO}	Output Leakage Current	V_{OUT} = GND to V_{CC} \overline{CE} = VIH	-10	10	μА	
V _{IL}	Input Low Voltage			0.8	V	
V _{IH}	Input High Voltage		2.0	V _{CC} + 0.5	٧	
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	٧	
V _{OH}	Output High Voltage	l _{OH} = -400 μA l _{OH} = -10 μA	2.4 V _{CC} -0.1		V V	
V _H	High Voltage for Chip Erase		11.4	12.6	٧	

CAPACITANCE

 $T_A = +25^{\circ}C$, f = 1.0 MHz

Symbol	Test	Test Conditions	Max.	Units
C _{I/O}	Input/Output Capacitance	V _{I/O} = 0V	10	pF
C _{IN}	Input Capacitance	V _{IN} = 0V	6	рF



AC OPERATING CHARACTERISTICS

READ CYCLE (See Figure 2)

 $T_A = 0$ °C to +70°C for the XLS28C16A or -40°C to +85°C for the XLE28C16A, $V_{CC} = 5V\pm10$ %


				XL28C16A-150 XL28C16A-200 Limits Limits		00 XL28C16A-250 Limits				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{RC}	Read Cycle Time	100		150		200		250		ns
t _{AA}	Address Access Time		100		150		200		250	ns
t _{CE}	Chip Enable Access Time		100		150		200		250	ns
t _{OE}	Output Enable Access Time	I	70		80		90		100	ns
t_{LZ}	Chip Enable to Output in Low Z	0		0		0		0		ns
t _{HZ}	Chip Disable to Output in High Z	0	50	0	50	0	50	0	60	ns
toLZ	Output Enable to Output in Low Z	0		0		0		0		ns
toHZ	Output Disable to Output in High Z	0	35	0	50	0	50	0	60	ns
t _{OH}	Output Hold from Address Change	15		15		15		15		ns

WRITE CYCLE (See Figures 3, 4, 5)


 $T_A = 0^{\circ}\text{C}$ to +70°C for the XLS28C16A or -40°C to +85°C for the XLE28C16A, $V_{CC} = 5V \pm 10\%$

Symbol	Parameter	Min.	Max.	Units
twc	Write Cycle Time		5	ms
t _{AS}	Address Setup Time	0		ns
t _{AH}	Address Hold Time	35		ns
t _{CS}	Write Setup Time	0		ns
t _{CH}	Write Hold Time	0		ns
t _{CW}	Chip Enable Pulse Width	50		ns
toes	Output Enable Setup Time	5		ns
toeh	Output Enable Hold Time	5		ns
t _{WP} *	Write Enable Pulse Width	70		ns
t _{WPH}	Write Pulse Width High	50		ns
t _{DS}	Data Setup Time	30		ns
t _{DH}	Data Hold Time	0		ns
t _{DV}	Data Valid Time		1	μs
t _{INIT}	Write Inhibit Period After Power-Up		20	ms


^{*} NOTE: A write pulse of less than 20ns will not initiate a write cycle.



















FIGURE 5. DATA POLLING TIMING