

# Freescale Semiconductor

**Application Note** 

Document Number: AN2841

Rev. 1, 04/2005

# Using the Hall Decoder (HD) eTPU Function

# Covers the MCF523x, MPC5500, and all eTPU-equipped Devices

by: Milan Brejl, Michal Princ
 System Application Engineers, Roznov Czech System Center
 Valeriy Phillipov
 System Application Engineer, Kiev Embedded Software Lab

# 1 Introduction

The Hall decoder (HD) enhanced time processor unit (eTPU) function is one of the functions included in the DC motor control eTPU function set (set3). This application note is intended to provide simple C interface routines to the HD eTPU function. The routines are targeted at the MCF523x and MPC5500 families of devices, but they could be easily used with any device that has an eTPU

# 2 Function Overview

The HD eTPU function is intended to process signals generated by Hall sensors in motion control systems. It uses one, two, three, or four channels to decode Hall sensor signals, and to produce position and direction information for the CPU. HD also provides a capability to commutate motor phases driven by the PWMC function.

#### **Table of Contents**

1	Introduction	1
2	Function Overview	1
3	Function Description	2
4	C Level API for Function	9
5	Example Use of Function	17
6	Summary and Conclusions	19
7	References	





#### **Function Description**




Figure 1. Functionality of HD

# 3 Function Description

The HD function uses one to four eTPU channels configured as inputs. The primary purpose of this function is to decode the signals derived from Hall effect sensors used with a brushless motor, and perform commutations of PWM phases. HD function calculates the following parameters for the CPU:

• **Sector** - This parameter determines the position of the motion system in one of the sectors. Sector parameter value is encoded based on the input signal states; see Figure 2.




Figure 2. Encoding Sector Parameter

- **Direction** This parameter determines the direction of the motion system either positive (incremental) or negative (decremental).

  The direction is calculated only in configurations with 3 or 4 input channels (phases).
- **Revolution Counter** This parameter determines the number of electrical revolutions. The revolution counter is incremented or decremented on each revolution, based on the current direction. The revolution counter is calculated only in configurations with 3 or 4 input channels (phases).

Using the Hall Decoder (HD) eTPU Function, Rev. 1



- **Revolution Period** This parameter determines the TCR time of the last revolution. The parameter value is updated each time the sector is changed. The revolution period is measured from the last edge of similar type (low-high / high-low), on the same channel, to the current edge.
- **Sector Period** This parameter determines the TCR time between the last two changes of the sector. The parameter value is updated each time the sector is changed. The sector period is measured from the last edge to the current edge; see Figure 3.




Figure 3. Measuring Revolution Period and Sector Period

• Last Edge Time - This parameter stores the TCR time of the last incoming edge.

The HD function is capable of performing commutations to PWMC phases. A detailed description of commutation is in Section 3.2, "Commutation."

# 3.1 Example Configurations

The HD function has been designed to provide as much flexibility as possible in processing the Hall sensor signals and driving the commutations. This flexibility may allow the HD function to meet the needs of unusual drive schemes, for example, when used in driving an SR motor. However, since the primary purpose of the HD function is to drive BLDC motors in a conventional manner, there are several pre-defined configurations. The Hall sensor positions on stator and generated Hall sensor signals of the pre-defined configurations are illustrated in Figure 4 through 9. Each of the pre-defined configuration covers the number of phases, internal masks for setting the direction, and other settings.



### **Function Description**




Figure 4. Pre-defined Configurations: One Phase




Figure 5. Pre-defined Configurations: Two Phases






Figure 6. Pre-defined Configurations: Three Phases - by 60 Deg





Figure 7. Pre-defined Configurations: Three Phases - by 120 Deg



#### **Function Description**







Figure 8. Pre-defined Configurations: Four Phases - by 45 Deg






Figure 9. Pre-defined Configurations: Four Phases - by 90 and 45 Deg



## 3.2 Commutation

The HD function has optional support for commutation capability using the PWMC function. The user should create 1, 2, 3, or 4 commutation tables, according to the number of HD phases and pass their pointers to the HD initialization function. When an edge of any input Hall sensor signal is detected, a commutation command to one or more PWMC phases is sent, and then the sector value is changed. The commutation tables must be defined as structures of uint32\_t. Each phase's commutation table consists of eight commutation commands. Each table entry is one commutation command.

The order of table entries is as follows:

- 1) Commutation command to execute on LH transition, on incremental direction, as first (lh\_i\_0).
- 2) Commutation command to execute on LH transition, on incremental direction, as second (lh\_i\_1).
- 3) Commutation command to execute on LH transition, on decremental direction, as first (lh d 0).
- 4) Commutation command to execute on LH transition, on decremental direction, as second (lh d 1).
- 5) Commutation command to execute on HL transition, on incremental direction, as first (hl i 0).
- 6) Commutation command to execute on HL transition, on incremental direction, as second (hl i 1).
- 7) Commutation command to execute on HL transition, on decremental direction, as first (hl d 0).
- 8) Commutation command to execute on HL transition, on decremental direction, as second (hl d 1).




Figure 10. Commutation

Using the Hall Decoder (HD) eTPU Function, Rev. 1



# Example of Commutation Tables definition:

```
FS_ETPU_PWMMDC_DUTY_NEG<<24)+(FS_ETPU_PWMMDC_ON_ACTIVE_LOW<<16)+(FS_ETPU_PWMMDC_ON_ACTIVE_HIGH<<8)+PWMMDC0_PHASEA_BASE_CHANNEL,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                FS_ETPU_PWMMDC_DUTY_POS<<24)+(FS_ETPU_PWMMDC_ON_ACTIVE_LOW<<16)+(FS_ETPU_PWMMDC_ON_ACTIVE_HIGH<<8)+PWMMDCO_PHASEC_BASE_CHANNEL,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          <<8)+PWMMDC0_PHASEB_BASE_CHANNEL</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       <<8)+PWMMDC0_PHASEA_BASE_CHANNEL,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 FS_ETPU_PWMMDC_DUTY_POS<<24)+(FS_ETPU_PWMMDC_ON_ACTIVE_LOW<<16)+(FS_ETPU_PWMMDC_ON_ACTIVE_HIGH<<8)+PWMMDC0_PHASEB_BASE_CHANNEL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     <<8)+PWMMDC0_PHASEB_BASE_CHANNEL,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    FS_ETPU_PWMMDC_DUTY_POS<<24)+(FS_ETPU_PWMMDC_ON_ACTIVE_LOW<<16)+(FS_ETPU_PWMMDC_ON_ACTIVE_HIGH<<8)+PWMMDC0_PHASEA_BASE_CHANNEL,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   <<8)+PWMMDC0_PHASEA_BASE_CHANNEL,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              <<8)+PWMMDC0_PHASEC_BASE_CHANNEL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        FS_ETPU_PWMMDC_DUTY_NEG<<24)+(FS_ETPU_PWMMDC_ON_ACTIVE_LOW<<16)+(FS_ETPU_PWMMDC_ON_ACTIVE_HIGH<<8)+PWMMDC0_PHASEB_BASE_CHANNEL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            <<8)+PWMMDCO_PHASEB_BASE_CHANNEL,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         <<8)+PWMMDC0_PHASEC_BASE_CHANNEL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        FS_ETPU_PWMMDC_DUTY_POS<<24)+(FS_ETPU_PWMMDC_ON_ACTIVE_LOW<<16)+(FS_ETPU_PWMMDC_ON_ACTIVE_HIGH<<8)+PWMMDCO_PHASEB_BASE_CHANNEL,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       <<8)+PWMMDC0_PHASEB_BASE_CHANNEL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  <<8)+PWMMDC0_PHASEA_BASE_CHANNEL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 FS_ETPU_PWMMDC_DUTY_NEG<<24)+(FS_ETPU_PWMMDC_ON_ACTIVE_LOW<<16)+(FS_ETPU_PWMMDC_ON_ACTIVE_HIGH<<8)+PWMMDC0_PHASEC_BASE_CHANNEL,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                <<8)+PWMMDC0_PHASEC_BASE_CHANNEL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               FS_ETPU_PWMMDC_DUTY_POS<<24)+(FS_ETPU_PWMMDC_ON_ACTIVE_LOW<<16)+(FS_ETPU_PWMMDC_ON_ACTIVE_HIGH<<8)+PWMMDC0_PHASEA_BASE_CHANNEL,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              <<8)+PWMMDC0_PHASEA_BASE_CHANNEL,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             FS_ETPU_PWMMDC_DUTY_POS<<24)+(FS_ETPU_PWMMDC_ON_ACTIVE_LOW<<16)+(FS_ETPU_PWMMDC_ON_ACTIVE_HIGH<<8)+PWMMDC0_PHASEC_BASE_CHANNEL,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 <<8)+PWMMDC0_PHASEC_BASE_CHANNEL</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          (FS_ETPU_PWMMDC_DUTY_NEG<<24)+(FS_ETPU_PWMMDC_ON_ACTIVE_LOW<<16)+(FS_ETPU_PWMMDC_ON_ACTIVE_HIGH<<8)+PWMMDCQ_PHASEA_BASE_CHANNEL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  FS_ETPU_PWMMDC_DUTY_NEG<<24)+(FS_ETPU_PWMMDC_ON_ACTIVE_LOW<<16)+(FS_ETPU_PWMMDC_ON_ACTIVE_HIGH<<8)+PWMMDC0_PHASEB_BASE_CHANNEL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 FS_ETPU_PWMMDC_DUTY_NEG<<24)+(FS_ETPU_PWMMDC_ON_ACTIVE_LOW<<16)+(FS_ETPU_PWMMDC_ON_ACTIVE_HIGH<<8)+PWMMDC0_PHASEC_BASE_CHANNEL
                                                                                         defines phase commutation commands structure type etpu_hd_phase_commut_cmds_t
defines channel numbers like PWMMDC0_PHASEA_BASE_CHANNEL,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          <<16)+(FS_ETPU_PWMMDC_OFF_LOW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       <<16)+(FS_ETPU_PWMMDC_OFF_LOW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     <<16)+(FS_ETPU_PWMMDC_OFF_LOW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   <<16)+(FS_ETPU_PWMMDC_OFF_LOW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              <<16)+(FS_ETPU_PWMMDC_OFF_LOW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            <<16)+(FS_ETPU_PWMMDC_OFF_LOW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         <<16)+(FS_ETPU_PWMMDC_OFF_LOW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       <<16)+(FS_ETPU_PWMMDC_OFF_LOW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  <<16)+(FS_ETPU_PWMMDC_OFF_LOW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           <<16)+(FS_ETPU_PWMMDC_OFF_LOW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              <<16)+(FS_ETPU_PWMMDC_OFF_LOW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            <<16)+(FS_ETPU_PWMMDC_OFF_LOW
                                                                                                                                                                                             defines commutation commands and phase options
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     FS_ETPU_PWMMDC_DUTY_NEG<<24)+(FS_ETPU_PWMMDC_OFF_LOW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              FS_ETPU_PWMMDC_DUTY_POS<<24)+(FS_ETPU_PWMMDC_OFF_LOW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               (FS_ETPU_PWMMDC_DUTY_NEG<<24)+(FS_ETPU_PWMMDC_OFF_LOW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  FS_ETPU_PWMMDC_DUTY_POS<<24)+(FS_ETPU_PWMMDC_OFF_LOW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  (FS_ETPU_PWMMDC_DUTY_POS<<24)+(FS_ETPU_PWMMDC_OFF_LOW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           FS_ETPU_PWMMDC_DUTY_NEG<<24)+(FS_ETPU_PWMMDC_OFF_LOW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              FS_ETPU_PWMMDC_DUTY_NEG<<24)+(FS_ETPU_PWMMDC_OFF_LOW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            FS_ETPU_PWMMDC_DUTY_POS<<24)+(FS_ETPU_PWMMDC_OFF_LOW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          (FS_ETPU_PWMMDC_DUTY_POS<<24)+(FS_ETPU_PWMMDC_OFF_LOW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  (FS_ETPU_PWMMDC_DUTY_NEG<<24)+(FS_ETPU_PWMMDC_OFF_LOW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ETPU_PWMMDC_DUTY_POS<<24)+(FS_ETPU_PWMMDC_OFF_LOW
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            FS_ETPU_PWMMDC_DUTY_NEG<<24)+(FS_ETPU_PWMMDC_OFF_LOW
                                                                                                                                                                                                                                                                                                                                                                                           etpu_hd_phase_commut_cmds_t phaseA_commut_cmds = {
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               etpu_hd_phase_commut_cmds_t phaseB_commut_cmds = {
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    etpu_hd_phase_commut_cmds_t phaseC_commut_cmds = {
                                                                                                                                                                                             1
#include "HD_etpu_gct.h"
                                                                                                                                                                                             #include "etpu_pwmmdc.h"
                                                                                         "etpu_hd.h"
                                                                                              #include
```

Using the Hall Decoder (HD) eTPU Function, Rev. 1

Freescale Semiconductor



#### 3.3 **Interrupts**

The HD function generates an interrupt service request to the CPU on each detected edge.

#### **Performance** 3.4

Like all eTPU functions, the HD function performance in an application is to some extent dependent upon the service time (latency) of other active eTPU channels. This is due to the operational nature of the scheduler.

The influence of the HD function on the overall eTPU performance can be expressed by the following parameter:

## maximum eTPU busy-time per sector

This value determines the eTPU time necessary for processing one transition of a Hall sensor

Table 1 lists the maximum eTPU busy-times per sector in eTPU cycles that depend on the mode of commutation processing. Where commutation processing is enabled, the value also covers the processing of two commutation commands performed by the PWMC function.

Commutation Processing Mode	Maximum eTPU Busy-time per Sector [eTPU cycles]
Commutation processing disabled	56
Commutation processing enabled	308

Table 1. Maximum eTPU Busy-Time per Sector

The eTPU module clock is equal to the CPU clock on MPC5500 devices, as well as the peripheral clock (half of the CPU clock) on MCF523x devices. For example, the eTPU module clock is 132 MHz on a 132-MHz MPC5554, and one eTPU cycle takes 7.58ns; it is only 75 MHz on a 150-MHz MCF5235, and one eTPU cycle takes 13.33ns.

The performance is influenced by compiler efficiency. The above numbers, measured on the code compiled by eTPU compiler version 1.0.0.5, are given for guidance only and are subject to change. For up to date information, refer to the information provided in the particular eTPU function set release available from Freescale.

#### C Level API for Function 4

The following routines provide the application developer easy access to the HD function. Use of these functions eliminates the need to directly control the eTPU registers. There are 17 functions added to the application programming interface (API). The routines can be found in the etpu\_hd.h and etpu hd.c files, which should be included in the link file along with the top level development file(s).

Using the Hall Decoder (HD) eTPU Function, Rev. 1 Freescale Semiconductor 9



Figure 11 shows the HD API state flow and lists API functions which can be used in each of its states.

```
fs_etpu_hd_init_1ph(...)
 fs_etpu_hd_init_2ph(...)
 fs_etpu_hd_init_3ph60(...)
 fs etpu hd init 3ph120(...)
 fs etpu hd init 4ph45(...)
 fs_etpu_hd_init_4ph90and45(...)
                               fs_etpu_hd_set_commut_on(...)
fs_etpu_hd_set_direction(...)
                                            fs_etpu_hd_set_direction(...)
fs_etpu_hd_set_revolution_counter(...)
                                            fs etpu hd set revolution counter(...)
fs_etpu_hd_state_struct_addr(...)
                                            fs_etpu_hd_state_struct_addr(...)
fs_etpu_hd_get_sector(...)
                                            fs_etpu_hd_get_sector(...)
fs_etpu_hd_get_direction(...)
                                            fs_etpu_hd_get_direction(...)
fs_etpu_hd_get_revolution_counter(...)
                                            fs_etpu_hd_get_revolution_counter(...)
fs_etpu_hd_get_revolution_period(...)
                                            fs_etpu_hd_get_revolution_period(...)
fs_etpu_hd_get_sector_period(...)
                                            fs_etpu_hd_get_sector_period(...)
fs_etpu_hd_get_pin_state(...)
                                            fs_etpu_hd_get_pin_state(...)
                                fs_etpu_hd_set_commut_off(...)
```

Figure 11. HD API State Flow

All HD API routines will be described in order and are listed below:

• Initialization Functions:

Using the Hall Decoder (HD) eTPU Function, Rev. 1



```
etpu_hd_phase_commut_cmds_t *phaseB_commut_cmds);
int32_t fs_etpu_hd_init_3ph60( uint8_t channel_phaseA,
                               uint8_t channel_phaseB,
                               uint8_t channel_phaseC,
                               uint8_t priority,
                               uint8_t timer,
                               uint8_t revolution_on_off,
                               uint8_t direction_on_off,
                               uint8_t direction,
                               uint8_t PWMMDC_chan,
           etpu_hd_phase_commut_cmds_t *phaseA_commut_cmds,
           etpu_hd_phase_commut_cmds_t *phaseB_commut_cmds,
           etpu_hd_phase_commut_cmds_t *phaseC_commut_cmds);
int32_t fs_etpu_hd_init_3ph120( uint8_t channel_phaseA,
                                uint8_t channel_phaseB,
                                uint8_t channel_phaseC,
                                uint8_t priority,
                                uint8_t timer,
                                uint8_t revolution_on_off,
                                uint8_t direction_on_off,
                                uint8_t direction,
                                uint8_t PWMMDC_chan,
            etpu_hd_phase_commut_cmds_t *phaseA_commut_cmds,
            etpu_hd_phase_commut_cmds_t *phaseB_commut_cmds,
            etpu_hd_phase_commut_cmds_t *phaseC_commut_cmds);
int32_t fs_etpu_hd_init_4ph45( uint8_t channel_phaseA,
                               uint8_t channel_phaseB,
                               uint8_t channel_phaseC,
                               uint8_t channel_phaseD,
                               uint8_t priority,
                               uint8_t timer,
                               uint8_t revolution_on_off,
                               uint8_t direction_on_off,
                               uint8_t direction,
                               uint8_t PWMMDC_chan,
           etpu_hd_phase_commut_cmds_t *phaseA_commut_cmds,
           etpu_hd_phase_commut_cmds_t *phaseB_commut_cmds,
           etpu_hd_phase_commut_cmds_t *phaseC_commut_cmds,
           etpu_hd_phase_commut_cmds_t *phaseD_commut_cmds);
```

#### Using the Hall Decoder (HD) eTPU Function, Rev. 1



## • Change Operation Functions:

```
int32_t fs_etpu_hd_set_commut_on ( uint8_t channel)
int32_t fs_etpu_hd_set_commut_off( uint8_t channel)
int32_t fs_etpu_hd_set_direction( uint8_t channel, uint8_t direction)
int32_t fs_etpu_hd_set_revolution_counter(uint8_t channel, int24_t value)
```

#### Value Return Functions:

```
uint32_t fs_etpu_hd_state_struct_addr( uint8_t channel)
uint8_t fs_etpu_hd_get_sector( uint8_t channel)
uint8_t fs_etpu_hd_get_direction( uint8_t channel)
int24_t fs_etpu_hd_get_revolution_counter( uint8_t channel)
uint24_t fs_etpu_hd_get_revolution_period( uint8_t channel)
uint24_t fs_etpu_hd_get_sector_period( uint8_t channel)
uint8_t fs_etpu_hd_get_pin_state( uint8_t channel)
```

# 4.1 Initialization Function

```
4.1.1 int32_t fs_etpu_hd_init_1ph(...),
int32_t fs_etpu_hd_init_2ph(...),
int32_t fs_etpu_hd_init_3ph60(...),
int32_t fs_etpu_hd_init_3ph120(...),
int32_t fs_etpu_hd_init_4ph45(...),
int32_t fs_etpu_hd_init_4ph90and45(...)
```

Using the Hall Decoder (HD) eTPU Function, Rev. 1



These routines are used to initialize the eTPU channel(s) for the HD function(s). They differ in the number of phases they initialize (1, 2, 3, or 4 phases) and the configuration of the Hall sensors (by 60deg, by 120deg, by 45deg, or by 90 and 45 deg).

Because the revolution counter and direction are calculated only in configurations with 3 or 4 input channels (phases), both the revolution\_on\_off and direction\_on\_off parameters are not used in fs\_etpu\_hd\_init\_1ph(...) and fs\_etpu\_hd\_init\_2ph(...) functions dedicated for one and two phases; see Section 3, "Function Description."

The functions have the following parameters:

- **channel\_phaseA (uint8\_t)** This is the phase A channel number. This parameter should be assigned a value of 0-31 for ETPU A, and 64-95 for ETPU B.
- **channel\_phaseB (uint8\_t)** This is the phase B channel number. This parameter should be assigned a value of 0-31 for ETPU A, and 64-95 for ETPU B.
- **channel\_phaseC** (**uint8\_t**) This is the phase C channel number. This parameter should be assigned a value of 0-31 for ETPU A, and 64-95 for ETPU B.
- **channel\_phaseD (uint8\_t)** This is the phase D channel number. This parameter should be assigned a value of 0-31 for ETPU A, and 64-95 for ETPU B.
- **priority (uint8\_t)** This is the priority to assign to the all HD channels. This parameter should be assigned a value of:
  - FS ETPU PRIORITY HIGH,
  - FS\_ETPU\_PRIORITY\_MIDDLE OR
  - FS ETPU PRIORITY LOW.
- **timer (uint8\_t)** This is the timer used for period measurements. This parameter should be assigned a value of:
  - FS\_ETPU\_HD\_TCR1 or
  - FS\_ETPU\_HD\_TCR2.
- **revolution\_on\_off (uint8\_t)** This parameter enables/disables counting of motor revolutions. This parameter should be assigned a value of:
  - FS\_ETPU\_HD\_REV\_COUNTING\_ON or
  - FS\_ETPU\_HD\_REV\_COUNTING\_OFF.
- **direction\_on\_off (uint8\_t)** This parameter enables/disables automatic determination of motor direction. This parameter should be assigned a value of:
  - FS\_ETPU\_HD\_DIRECTION\_AUTO\_ON or
  - FS ETPU HD DIRECTION AUTO OFF.
- **direction (uint8\_t)** This is the initial direction value. This parameter should be assigned a value of:
  - FS ETPU HD DIRECTION INC or
  - FS\_ETPU\_HD\_DIRECTION\_DEC.



- **PWMMDC\_chan (uint8\_t)** This is the number of PWMMDC channel. After commutation the PWMMDC channel is notified to update the PWM phases. 0-31 for ETPU\_A and 64-96 for ETPU\_B
- \*phaseA\_commut\_cmds (etpu\_hd\_phase\_commut\_cmds\_t) Pointer to the commutation table for phase A; etpu\_hd\_phase\_commut\_cmds\_t structure type is defined in *etpu\_hd.h* file. It is defined as a structure of eight uint32\_t commutation commands.
- \*phaseB\_commut\_cmds (etpu\_hd\_phase\_commut\_cmds\_t) Pointer to the commutation table for phase B; etpu\_hd\_phase\_commut\_cmds\_t structure type is defined in *etpu\_hd.h* file. It is defined as a structure of eight uint32\_t commutation commands.
- \*phaseC\_commut\_cmds (etpu\_hd\_phase\_commut\_cmds\_t) Pointer to the commutation table for phase C; etpu\_hd\_phase\_commut\_cmds\_t structure type is defined in *etpu\_hd.h* file. It is defined as a structure of eight uint32\_t commutation commands.
- \*phaseD\_commut\_cmds (etpu\_hd\_phase\_commut\_cmds\_t) Pointer to the commutation table for phase D; etpu\_hd\_phase\_commut\_cmds\_t structure type is defined in *etpu\_hd.h* file. It is defined as a structure of eight uint32\_t commutation commands.

# 4.2 Change Operation Functions

## 4.2.1 int32\_t fs\_etpu\_hd\_set\_commut\_on ( uint8\_t channel)

This function enables commutation processing on one HD channel. It has the following parameter:

• **channel (uint8\_t)** - This is the phase A channel number. This parameter must be assigned the same value as was assigned to the *channel\_phaseA* parameter in the initialization routine. If there are more HDs running simultaneously on the eTPU(s), the channel parameter distinguishes which HD function is accessed.

# 4.2.2 int32\_t fs\_etpu\_hd\_set\_commut\_off ( uint8\_t channel)

This function disables commutation processing on one HD channel. It has the following parameter:

• **channel (uint8\_t)** - This is the phase A channel number. This parameter must be assigned the same value as was assigned to the *channel\_phaseA* parameter in the initialization routine. If there are more HDs running simultaneously on the eTPU(s), the channel parameter distinguishes which HD function is accessed

# 4.2.3 int32\_t fs\_etpu\_hd\_set\_direction( uint8\_t channel, uint8\_t direction)

This function sets the direction value. Use this function when the automatic direction detection is off (direction\_on\_off=FS\_ETPU\_HD\_DIRECTION\_AUTO\_OFF), in order to select which commutation command is used. This function has the following parameters:



- **channel (uint8\_t)** This is the phase A channel number. This parameter must be assigned the same value as was assigned to the *channel\_phaseA* parameter in the initialization routine. If there are more HDs running simultaneously on the eTPU(s), the channel parameter distinguishes which HD function is accessed.
- **direction (uint8\_t)** This parameter should be assigned a value of:
  - FS ETPU HD DIRECTION INC or
  - FS ETPU HD DIRECTION DEC

# 4.2.4 int32\_t fs\_etpu\_hd\_set\_revolution\_counter( uint8\_t channel, int24\_t value)

This function changes the revolution counter value. This function has the following parameters:

- **channel (uint8\_t)** This is the phase A channel number. This parameter must be assigned the same value as was assigned to the *channel\_phaseA* parameter in the initialization routine. If there are more HDs running simultaneously on the eTPU(s), the channel parameter distinguishes which HD function is accessed.
- value (int24 t) This is the revolution counter value to be set.

## 4.3 Value Return Function

# 4.3.1 uint32\_t fs\_etpu\_hd\_state\_struct\_addr( uint8\_t channel)

This function returns address of the state structure beginning. This function has the following parameter:

• **channel (uint8\_t)** - This is the phase A channel number. This parameter must be assigned the same value as was assigned to the *channel\_phaseA* parameter in the initialization routine. If there are more HDs running simultaneously on the eTPU(s), the channel parameter distinguishes which HD function is accessed.

# 4.3.2 uint8\_t fs\_etpu\_hd\_get\_sector( uint8\_t channel)

This function returns the current sector value. This function has the following parameter:

• **channel (uint8\_t)** - This is the phase A channel number. This parameter must be assigned the same value as was assigned to the *channel\_phaseA* parameter in the initialization routine. If there are more HDs running simultaneously on the eTPU(s), the channel parameter distinguishes which HD function is accessed.

The sector value is returned as an uint8\_t.



# 4.3.3 uint8\_t fs\_etpu\_hd\_get\_direction( uint8\_t channel)

This function returns the motion system direction. This function has the following parameter:

• **channel (uint8\_t)** - This is the phase A channel number. This parameter must be assigned the same value as was assigned to the *channel\_phaseA* parameter in the initialization routine. If there are more HDs running simultaneously on the eTPU(s), the channel parameter distinguishes which HD function is accessed.

The returned value can be one of:

- FS ETPU HD DIRECTION INC or
- FS ETPU HD DIRECTION DEC

# 4.3.4 int24\_t fs\_etpu\_hd\_get\_revolution\_counter( uint8\_t channel)

This function returns the revolution counter value. This function has the following parameter:

• **channel (uint8\_t)** - This is the phase A channel number. This parameter must be assigned the same value as was assigned to the *channel\_phaseA* parameter in the initialization routine. If there are more HDs running simultaneously on the eTPU(s), the channel parameter distinguishes which HD function is accessed.

The revolution counter value is returned as an int24\_t.

# 4.3.5 uint24\_t fs\_etpu\_hd\_get\_revolution\_period( uint8\_t channel)

This function returns the revolution period value. This function has the following parameter:

• **channel (uint8\_t)** - This is the phase A channel number. This parameter must be assigned the same value as was assigned to the *channel\_phaseA* parameter in the initialization routine. If there are more HDs running simultaneously on the eTPU(s), the channel parameter distinguishes which HD function is accessed.

The revolution period value is returned as an uint24\_t.

# 4.3.6 uint24\_t fs\_etpu\_hd\_get\_sector\_period( uint8\_t channel)

This function returns the sector period value. This function has the following parameter:

• **channel (uint8\_t)** - This is the phase A channel number. This parameter must be assigned the same value as was assigned to the *channel\_phaseA* parameter in the initialization routine. If there are more HDs running simultaneously on the eTPU(s), the channel parameter distinguishes which HD function is accessed.

The sector period value is returned as an uint24\_t.



# 4.3.7 uint8\_t fs\_etpu\_hd\_get\_pin\_state( uint8\_t channel)

This function returns selected HD channel pin state. This function has the following parameter:

• **channel (uint8\_t)** - This is the phase A channel number. This parameter must be assigned the same value as was assigned to the *channel\_phaseA* parameter in the initialization routine. If there are more HDs running simultaneously on the eTPU(s), the channel parameter distinguishes which HD function is accessed.

The HD channel pin state value is returned as an uint8\_t.

# 4.4 TPU-compatible C Level API for Function

The TPU-compatible API provides backward-compatibility from eTPU to TPU. The following functions allow control of the eTPU HD function using the TPU HALLD API function calls.

• Initialization Function:

Change Operation Functions:

• Value Return Functions:

#### NOTE

tpu\_halld\_set\_state\_no\_address(...) function is not implemented!

# 5 Example Use of Function



#### **Example Use of Function**

# 5.1 Demo Applications

The usage of the HD eTPU function is demonstrated in the following applications:

- "3-Phase BLDC Motor with Speed Closed Loop, driven by eTPU on MCF523x," AN2892.
- "Three 3-Phase BLDC Motors with Speed Closed Loop, driven by eTPU on MCF523x," AN2948.
- "DC Motor with Speed and Current Closed Loop, driven by eTPU on MCF523x," AN2955.

For a detailed description of the demo applications, refer to the mentioned application notes.

The HD function is initialized in configuration with three phases and HD sensors by 120 degrees. Direction and revolution counting is enabled.

## 5.1.1 Function Calls

```
/* initialize the HD function */
err_code = fs_etpu_hd_init_3ph120 (
 HD0_PHASEA,/* engine: A; channel: 1 */
 HD0_PHASEB,/* engine: A; channel: 2 */
 HDO PHASEC, /* engine: A; channel: 3 */
 FS_ETPU_PRIORITY_HIGH, /* priority: High */
 FS_ETPU_HD_TCR2,/* timer: TCR2 */
 FS_ETPU_HD_REV_COUNTING_ON,/* revolution_on_off: revolutions are counted */
 FS_ETPU_HD_DIRECTION_AUTO_ON,/* direction_on_off: direction is calculated */
 FS_ETPU_HD_DIRECTION_INC,/* direction: initial direction INC */
 PWMMDC0 MASTER,/* PWMMDC chan: PWMMDC0 MASTER */
 &phaseA_commut_cmds,/* phaseA_commut_cmds: &phaseA_commut cmds */
 &phaseB_commut_cmds,/* phaseB_commut_cmds: &phaseB_commut_cmds */
 &phaseC commut cmds);/* phaseC commut cmds: &phaseC commut cmds */
/* enable commutations by HD signals */
fs_etpu_hd_set_commut_on(HD0_PHASEA);
fs etpu hd set commut on(HD0 PHASEB);
fs_etpu_hd_set_commut_on(HD0_PHASEC);
```

Using the Hall Decoder (HD) eTPU Function, Rev. 1

Freescale Semiconductor



# **6** Summary and Conclusions

This application note provides the user with a description of the Hall decoder (HD) eTPU function usage and examples. The simple C interface routines to the HD eTPU function enable easy implementation of the HD in applications. The demo application is targeted at the MCF523x family of devices, but it could be easily reused with any device that has an eTPU.

# 7 References

- 1. "The Essential of Enhanced Time Processing Unit," AN2353.
- 2. "General C Functions for the eTPU," AN2864.
- 3. "Using the DC Motor Control eTPU Function Set (set3)," AN2958.
- 4. Enhanced Time Processing Unit Reference Manual, ETPURM/D.
- 5. eTPU Graphical Configuration Tool, http://www.freescale.com/etpu, ETPUGCT.
- 6. "3-Phase BLDC Motors with Speed Closed Loop, driven by eTPU on MCF523x," AN2892.
- 7. "Three 3-Phase BLDC Motors with Speed Closed Loop, driven by eTPU on MCF523x," AN2948.
- 8. "DC Motor with Speed and Current Closed Loop, driven by eTPU on MCF523x," AN2955.



#### How to Reach Us:

#### **Home Page:**

www.freescale.com

#### E-mail:

support@freescale.com

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140

Fax: 303-675-2150

 $LDCF or Free scale Semiconductor @\,hibbert group.com$ 

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.© Freescale Semiconductor, Inc. 2005. All rights reserved.

Document Number: AN2841 Rev. 1 04/2005