Work Experience

- Sep 2022 Software Engineering Intern, Snowflake, San Mateo CA
- Dec 2022 O Added rules to ANTLR 3 grammar to parse SQL CRUD commands for aggregation policies
 - O Implemented compiler changes in Java to parse and generate code for applying policies to a table
 - Implemented changes to custom FoundationDB layer to store information about policies
- Jan 2022 Compiler Engineering Intern, Groq, Toronto ON
- Apr 2022 O Increased neural network inference throughput by up to 40% by designing algorithms in C++ to efficiently utilize hardware resources for common tensor operations (e.g. convolutions)
 - Created optimization passes in C++ using the MLIR compiler framework to manipulate neural networks described in **ONNX** format
 - O Created machine learning models in PyTorch to run end-to-end compiler tests and measure cycleaccurate performance when run on custom neural network accelerator hardware
- Jan 2020 Software Engineering Co-Op, RadComm Systems, Oakville ON
- Aug 2020 O Researched cutting-edge radiation detection and identification techniques using GNU Octave and Python for data visualization to assess development options
 - O Implemented algorithms in C# to analyze radiation patterns using the ReactiveX library to handle real-time data emitted by an embedded device, processing energy histograms every 100ms
 - Automated device calibration process using C# to allow parallel setup of many devices
- Sep 2020 Undergraduate Research Assistant, University of Waterloo, Waterloo ON
- Dec 2020 O Implemented novel post-quantum cryptographic algorithms in C
 - O Designed and implemented cache-aware optimizations resulting in 60% speed improvement
 - Created custom boolean matrix library for use in cryptographic algorithms

Projects

- May 2022 Bayesian Network Acceleration Compiler, Scala Chisel Python Verilog
 - Dec 2022 O Created compiler in Scala to convert bayesian network specifications into a Verilog module that can answer queries on the network with real-time evidence based on Markob-Chain Monte-Carlo techniques
 - Created **Protobuf**-based specifications for model description and elaboration
 - O Created language for expressing Bayesian networks parsed using an ANTLR 4 grammar
 - O Utilized Chisel to construct hardware modules dynamically and generate various RTL backends
- Feb 2022 CHIP-8 Emulator, C++ SDL2 ImGUI
- Mar 2022 OC++ interpreter for CHIP-8 instruction set, runs publicly available ROMs
 - O Includes graphical and audio interface using SDL2
 - O Designed live debugger using ImGUI to inspect memory dumps and processor state
- Dec 2021 3D Rasterized Render System, C++ CMake OpenGL
 - Jan 2022 3D rasterized rendering system written with OpenGL 3.3 in C++17
 - Implemented mesh generation, texture loading and phong lighting shaders
 - Enabled loading models from common file types based on the **Assimp** library
- Sep 2021 Pipelined 32-Bit RISC-V Core, Verilog Verilator
- Nov 2021 O Implemented RV32I spec in Verilog using a 5-stage pipeline design with register bypassing, simulated test programs (individual instructions and benchmark algorithms) using Verilator to verify design

Education

- Sep 2018 University of Waterloo, Candidate for Computer Engineering B.A.Sc, Waterloo ON
- Apr 2023 Cumulative average 92%. Relevant coursework and projects in:
- (expected) O Computer Architecture Operating Systems
 - Compilers
- Digital VLSI

FPGAs

Digital Signal Processing

Computer Security

- O ARM & RISC-V ISAs
- Reinforcement Learning