



**NORTH SOUTH UNIVERSITY**  
**Department of Electrical and Computer**  
**Engineering**

**Digital Logic Design (CSE 231)**

Faculty – Dr Mohammad Monirujjaman Khan(KMM)

Section: 06

Group: 04

**Project Part 2**

Circuit Diagram using Logisim  
(Sop, Pos. Nand, Nor)

<b>Name</b>	<b>ID</b>
Towsif Muhtadi Khan	1911576642
Khalid Bin Shafiq	1911342642
Rafidul Islam	1912152642
Rashiqur Rahman Rifat	1911445652



## **CONTRIBUTION**






<b>Work done By</b>	<b>Topic</b>
<b>Towsif Muhtadi Khan</b> <b>(Coordinator)</b>	1.Truth Table ( <b>CSE-231</b> )
<b>Rafidul Islam</b>	2. Circuit Diagram ( <b>SOP</b> )
<b>Rasiquir Rahman Rifat</b>	3. Circuit Diagram( <b>POS</b> )
<b>Khalid Bin Shafiq</b>	6.Circuit diagram ( <b>NAND Gate</b> )
<b>Towsif Muhtadi Khan</b>	7.Circuit diagram ( <b>NOR Gate</b> )

## Circuit from Truth table:

Combinational Analysis										
File Edit Project Simulate Window Help										
Inputs Outputs Table Expression Minimized										
A	B	C	a	b	c	d	e	f	g	
0	0	0	1	0	0	1	1	1	0	
0	0	1	1	0	1	1	0	1	1	
0	1	0	1	0	0	1	1	1	1	
0	1	1	0	0	0	0	0	0	1	
1	0	0	1	1	0	1	1	0	1	
1	0	1	1	1	1	1	0	0	1	
1	1	0	0	1	1	0	0	0	0	
1	1	1	x	x	x	x	x	x	x	

Build Circuit












## Circuit diagram (SOP)

Applying SOP we got the following equations:

$$\mathbf{a} = B' + A'C', \mathbf{b} = A, \mathbf{c} = B'C + AB, \mathbf{d} = B' + A'C', \mathbf{e} = A'C' + B'C'$$

$$\mathbf{f} = A'B' + A'C', \mathbf{g} = C + A'B + AB'$$






**Figure: Circuit diagram (SOP)**


### Circuit diagram (POS)

Applying POS we got the following equations:

$$\mathbf{a} = (\mathbf{B'} + \mathbf{C'}), \mathbf{b} = \mathbf{A}, \mathbf{c} = (\mathbf{B} + \mathbf{C}) (\mathbf{A} + \mathbf{B'}), \mathbf{d} = (\mathbf{A'} + \mathbf{B'}) (\mathbf{B'} + \mathbf{C'}), \mathbf{e} = (\mathbf{A'} + \mathbf{B'}) \mathbf{C'}, f} = \mathbf{A'} (\mathbf{B'} + \mathbf{C}), \mathbf{g} = (\mathbf{A'} + \mathbf{B'}) (\mathbf{A} + \mathbf{B} + \mathbf{C})$$







**Figure:** *Circuit diagram (POS)*








## Circuit diagram (NAND Gate)

$$\mathbf{a} = B' + A'C', \mathbf{b} = A, \mathbf{c} = B'C + AB, \mathbf{d} = B' + A'C', \mathbf{e} = A'C' + B'C'$$

$$\mathbf{f} = A'B' + A'C', \mathbf{g} = C + A'B + AB'$$

The circuit diagram using NAND gates will be:






**Figure:** *Circuit diagram (NAND GATE)*



## Circuit diagram (NOR Gate)

$$\mathbf{a} = B' + A'C', \mathbf{b} = A, \mathbf{c} = B'C + AB, \mathbf{d} = B' + A'C', \mathbf{e} = A'C' + B'C'$$

$$\mathbf{f} = A'B' + A'C', \mathbf{g} = C + A'B + AB'$$

The circuit diagram using NOR gates will be:





**Figure:** Circuit Diagram (Using NOR Gates)