Lab 2: Universal Logic Gates

Tasks to do:

- 1. Complete all the tables & figures (F1. to F3.)
- 2. Attach the relevant screenshots of simulated circuits.

F. Experimental Data





Figure F1: Implementation of XOR and XNOR using NAND gates








Figure F2: Implementation of NOT, AND, OR, XOR and XNOR using NOR gates

АВС	I ₁ = AC	I ₂ = BC'	$F = I_1 + I_2$
0 0 0	0	0	0
0 0 1	0	0	0
0 1 0	0	1	1
0 1 1	0	0	0
1 0 0	0	0	0
1 0 1	1	0	1
1 1 0	0	1	1
1 1 1	1	0	1

Table F1: Truth table of combinational circuit in Figure B2



Part 1 of D2 by NAND



Part 2 of D2 by NAND