```
Digital Logie Design:
```

Lecture 18

UP/DOWN synchronous counter:


UP/DOWN sequence for a 3-bit binary counter.


Clock pulse	Q2	Q,	Qo
0	0	0	. 0
1	0	20)	l ,
2	0	(18	0
3 4	(,)	Con	0
<i>5</i>	1	(,)	0
7	71	7 -	1
8	0	6.	0

$$J_0 = K_0 = I$$

$$J_1 = K_1 = Q_0 \cdot UP + \overline{Q_0} \cdot DOWN$$

$$J_2 = K_2 = Q_1Q_0UP + \overline{Q_1Q_0} \cdot DOWN$$






Counter With Irregular Count Sequence:

using JK Flip Flop design a counter with count sequence

Step 1:





Flip-Flops required = 3

N	ep 2	state	e ta	ble:			other	state	6	ave	don'-	l ear
	Rres.	ent s	State	Next Qz	Sta	te	~	l)	_	K,	丁。	Ko
1	0	0	1	0	ı	0		Ka ×	ı	×	×	1
2	0	L	0	1	0	1		×			ا ×	
				Ţ	7		× ×	0	×	1	*	0
7	1	1	1	0	0	1						

Step: 3


Transition	table fo	P J-K Fli	p Flop
Qn	QN+1	Flip-Flop	> Inputs
0	→ 1	0	×
0	→ 1	ı	×
1	• 0	×	l
1 -	→ 1	×	0





K2 = Q1

00	(x	X
01	1	×
P1	×	1
10	×	×



Counter Decading: Decode 6 from 3 bit Asynchronous Counter (6) 10 = (110)2 HIGH 52 31 50 02 6 decoded 0 0 0 0 decoded