



Frequency Division: A J-K flip-flop can be used to devide the frequency of a clock by 2 when connected to toggle (J=K=Ø) HIGH flip-flop A flip-flop B 2


Counting :





A synchronous Counter Operation:

A 2-Bit & Asynchronous Binary Counter



Clock pulse	Q,	Q ₆
Initially	0	0
1	0	ı
2	1	0
3	1	1
4 (recycles)	0	0

Table: State sequence for a 2-stage binary counter




Fig: Timing diagram				
Clock pulse	Q2	Q,	Q.	
Initially	0	0	0	
1	0	0	ı	
2	0	l	0	
3	6	1	1	
4	1	0	0	
5	1	0	1	
6	ţ	1	0	
7	t	-1	1	
8 (recycles)	0	0	0	

Fig: State sequence for a 3-stage binary counter

