

North South University

Department of Computer Science and Engineering

Final, Summer-2021

Course No: **CSE231** Course Title: **Digital Logic Design**

Full Marks: 60 Time: 1hr 10 min

Guidelines for Final Examinations-Summer Semester 2021

1. Clearly write your name and id on top of your first page. You will be deducted 5 (five) points if it is not done.
2. Use pen (pencil only for diagram) and paper for answering questions.
3. Use camscanner if possible to take pictures.
4. Create a single PDF file and rename your file name with your name. submit one file only. If multiple files/images are submitted, all copies will be deleted.
5. Any scripts that are identified as submitted late will be penalized by 1 point per min.
6. Student must not take help from anyone, web resources, books etc. It is strictly prohibited. Failing to do so could result in disqualification.
7. There are a good mixture of questions of different difficulty level. Use your knowledge in answering questions that you are capable of answering by yourself.
- 8. If plagiarism is detected (of any form) you will be given zero in final exam and an "F" grade in the course. No makeup/viva or any form of alternatives will be provided**
- 9. Students who were involved in plagiarism (provider/receiver) will have the same fate**
- 10. If anyone is suspected of violating the above-mentioned rules, he/she will be called for a Viva. The syllabus for Viva will include all chapters covered throughout the semester.**

1	Draw state diagram & State Table Write down Boolean functions	5																						
2	<p>a. Draw the circuit of a 4 bit Ripple Counter. write down the output of counter for the first 4 clock cycles. Assume initial value of the register is 0010</p> <p>b. Design a 8x4 ROM (using decoder) with the following contents.</p> <table><thead><tr><th>Address</th><th>Data</th></tr></thead><tbody><tr><td>000</td><td>0001</td></tr><tr><td>001</td><td>0001</td></tr><tr><td>010</td><td>1110</td></tr><tr><td>011</td><td>0000</td></tr><tr><td>100</td><td>0111</td></tr><tr><td>101</td><td>0110</td></tr><tr><td>110</td><td>1111</td></tr><tr><td>111</td><td>0101</td></tr><tr><td></td><td></td></tr><tr><td></td><td></td></tr></tbody></table>	Address	Data	000	0001	001	0001	010	1110	011	0000	100	0111	101	0110	110	1111	111	0101					1 0
Address	Data																							
000	0001																							
001	0001																							
010	1110																							
011	0000																							
100	0111																							
101	0110																							
110	1111																							
111	0101																							
3	Consider a sequential circuit that can detect the following pattern 0101. You need to draw the state diagram (optimum) only. The sequence may repeat and the last value of a sequence can be considered as the starting of a new sequence.	1 0																						
4	<p>a. Draw the state table based on the following state diagram.</p> <p>b. Extend the state table for the input of T types of flip flop</p> <pre>graph TD; 00((00)) -- "1/0" --> 01((01)); 01 -- "1/0" --> 00; 00 -- "0/0" --> 11((11)); 01 -- "0/0" --> 11; 11 -- "0/0" --> 10((10)); 10 -- "1/1" --> 11; 10 -- "0/0" --> 10; 11 -- "1/1" --> 10;</pre>	1 5																						

5	<p>Consider the following piece of code and implement it using digital circuit.</p> <pre>i=10, while (i>0) { If (A[i]<B[i]) Sum[i] = A[i] + B[i] else Sum[i] = A[i] x 2 i-- }</pre> <p>Use only functional block to solve the program. The design must be fully operational.</p> <p>Explain the operation of the proposed solution</p> <p>Each array contains 4 bit data</p>	1 5																																																	
6	<p>Reduce the number of state in the following <i>state table</i>, <i>tabulate the reduced table</i>, and <i>draw the state diagram</i>.</p> <table><tr><th rowspan="2">Present State</th><th colspan="2">Next State</th><th colspan="2">Output</th></tr><tr><th>x = 0</th><th>x = 1</th><th>x = 0</th><th>x = 1</th></tr><tr><td>a</td><td>f</td><td>b</td><td>0</td><td>0</td></tr><tr><td>b</td><td>d</td><td>c</td><td>0</td><td>1</td></tr><tr><td>c</td><td>f</td><td>e</td><td>1</td><td>0</td></tr><tr><td>d</td><td>g</td><td>a</td><td>0</td><td>1</td></tr><tr><td>e</td><td>d</td><td>c</td><td>0</td><td>1</td></tr><tr><td>f</td><td>f</td><td>b</td><td>0</td><td>0</td></tr><tr><td>g</td><td>g</td><td>h</td><td>0</td><td>0</td></tr><tr><td>h</td><td>g</td><td>h</td><td>0</td><td>0</td></tr></table>	Present State	Next State		Output		x = 0	x = 1	x = 0	x = 1	a	f	b	0	0	b	d	c	0	1	c	f	e	1	0	d	g	a	0	1	e	d	c	0	1	f	f	b	0	0	g	g	h	0	0	h	g	h	0	0	1 0
Present State	Next State		Output																																																
	x = 0	x = 1	x = 0	x = 1																																															
a	f	b	0	0																																															
b	d	c	0	1																																															
c	f	e	1	0																																															
d	g	a	0	1																																															
e	d	c	0	1																																															
f	f	b	0	0																																															
g	g	h	0	0																																															
h	g	h	0	0																																															

--	--	--