

Project 2

Problem statement: We will have to design a BCD to Excess-3 code generator. Where it will have 4 bit input (a,b,c and d) and 4 bit output (w,x,y and z).




Fig. 2

The excess-3 code generator will take 4bit input by its 4 input pins and the output pin will give the output in binary value. As it is a BCD excess-3 code generator, it will take input between 0 and 9; for input 0(0000),1(0001),2(0010) output will be 3(0011),4(0100),5(0101) respectively.

At first, we will design the input-output table

A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0
1	0	1	0	1	1	0	1
1	0	1	1	1	1	1	0
1	1	0	0	1	1	1	1
1	1	0	1				
1	1	1	0				
1	1	1	1				

Valid decimal input range

After that, for every output (w,x,y and z) we will have to find out k-map expression with respect to input (A,B,C and D)

K-map

AB\CD	00	01	11	10
00	0	0	0	0
01	0	1	1	1
11	X	X	X	X
10	1	1	X	X

Handwritten annotations: A red arrow points from the '01' column header to 'BD'. A blue arrow points from the '11' row header to 'BC'. A blue arrow points from the '10' row header to 'A'.

$$w = A + BC + BD$$

AB\CD	00	01	11	10
00	0	1	1	1
01	1	0	0	0
11	X	X	X	X
10	0	1	X	X

Handwritten annotations: A red arrow points from the '01' column header to 'BC'. A blue arrow points from the '10' row header to 'BD'. A green arrow points from the '11' row header to 'BC'D'.

$$x = B'C + B'D + BC'D'$$

AB\CD	00	01	11	10
00	1	0	1	0
01	1	0	1	0
11	X	X	X	X
10	1	0	X	X

Handwritten annotations: A red arrow points from the '01' column header to 'C'D'. A green arrow points from the '11' column header to 'CD'.


$$Y = CD + C'D'$$

AB\CD	00	01	11	10
00	1	0	0	1
01	1	0	0	1
11	X	X	X	X
10	1	0	X	X

Handwritten annotations: A blue arrow points from the '01' column header to 'D'.

$$Z = D'$$

Circuit Design: After finding out the K-Map expression, we will have to make the circuit based on it-expression.




After designing the circuit, we will have to make the Behavioral Verilog code

Behavioral Verilog code:

Procedural Verilog Code:

```
1 module Projectt1(input A,B,C,D, output reg w,x,y,z);
2 always @ (A,B,C,D) begin w=0;x=0;y=0;z=0;
3 if (A) w=1;
4 if (B&C) w=1;
5 if (B&D) w=1;
6 if (~B&C) x=1;
7 if (~B&D) x=1;
8 if (B&~C&~D) x=1;
9 if (C&D) y=1;
10 if (~C&~D) y=1;
11 if (~D) z=1;
12 end
13 endmodule
14
```

Vector Wave form:



Continuous Assign statement

```
1 module Projectt2(input A,B,C,D, output w,x,y,z);
2 assign w=A | (B&C) | (B&D);
3 assign x=(~B&C) | (~B&D) | (B&~C&~D);
4 assign y=(C&D) | (~C&~D);
5 assign z=(~D);
6 endmodule
```

Vector Wave form:

