## Project 2

Problem statement: We will have to design a BCD to Express-3 code generator. Where it will have 4 bit input (a,b,c and d) and 4 bit output (w,x,y and z).





Fig. 2

The access-3 code generator will take 4bit input by its 4 input pins and the output pin will give the output in binary value. As it is a BCD access-3 code generator, it will take input between 0 and 9; for input 0(0000),1(0001),2(0010) output will be 3(0011),4(0100),5(0101) respectively.


At first, we will design the input-output table

Α	В	С	D	W	Х	Υ	Z	
0	0	0	0	0	0	1	1	
0	0	0	1	0	1	0	0	
0	0	1	0	0	1	0	1	
0	0	1	1	0	1	1	0	Valid decimal input range
0	1	0	0	0	1	1	1	
0	1	0	1	1	0	0	0	
0	1	1	0	1	0	0	1	
0	1	1	1	1	0	1	0	
1	0	0	0	1	0	1	1	
1	0	0	1	1	1	0	0	
1	0	1	0	1	1	0	1	
1	0	1	1	1	1	1	0	
1	1	0	0	1	1	1	1	
1	1	0	1					
1	1	1	0					
1	1	1	1					

After that, for every output (w,x,y and z) we will have to find out k-map expression with respect to input (A,B,C and D)



Circuit Design: After finding out the K-Map expression, we will have to make the circuit based on itexpression.




After designing the circuit, we will have to make the Behavioral Verilog code

Behavioral Verilog code:

Procedural Verilog Code:

```
1 ■module Projectt1(input A,B,C,D, output reg w,x,y,z);
2
    \blacksquare always @(A,B,C,D) begin w=0;x=0;y=0;z=0;
3
      if (A) w=1;
      if (B&C) w=1;
      if (B&D) w=1;
      if (~B&C) x=1;
 6
      if (~B&D) x=1;
8
      if (B&~C&~D) x=1;
9
      if (C&D) y=1;
10
      if (~C&~D) y=1;
      if (~D) z=1;
11
12
      end
13
      endmodule
```

## Vector Wave form:



## Continuous Assign statement

## Vector Wave form:

