000	Saif Ullah & Jonathan Masih
	Jonathan Masin
000	
	Part 1
0	a. Data hazard-when a planned instruction cannot
	ble data that's needed to execute the
	instruction is not yet available
	b. Costed has a sule, the and everyte
	b. Control hazard - when the proper instruction can't execute
	in the proper pipeline dock cycle ble the
	instruction that was felched is not the one that's needed
	C. structural hazard - a planned instruction our t execute in the
	proper dock cycle ble the hordware does
	not support the combination of instructions
(5)	a. forwarding (or by passing)
	b. banch prediction
(3)	a. the
	b. false
	c. fre
-9	d. False
	0 . 10(10
	1. Instruction felch-during this, the next instruction is fetched from
	1. Instruction tetch outing is, the next instruction is installed to
	instruction memory. The right half of IM is shaded to
	depict that the memory is read
	2. Instruction decode - the instruction's fields are converted into
	Salapath control signals and simultaneously the register file is read
	3. Execute - the ALU is used to perform the instructions
-	operation or to compute an address
	1. Data memory access - the data memory may be read or written
	Data many access the odd memory body of whiter
-	5. Write back - the register file may be written by artain
	instructions (like R-type instructions)
-	
THE RESIDENCE OF STREET	

	1992 millional B. 1
(3)	a. clock cycle
	lo. instruction Fetch stage
	Authorities to the state of the
	atend - when the people instruction and enquite
	H 394 Albya Abila and again with Mi
Show ?	late and the text of banklat and foll nontainten)
	report - a pleased bytaches one's agent on the
	proper dath acide ble the herdrane ch
Cas	touten to northwides all traggs to
	(anizagyd 19)
	cycleside
Commence of the last	
A STATE OF THE PARTY OF THE PAR	