
Intellectual Property Library Company



Review of 6T SRAM Cell

Ding-Ming Kwai
Intellectual Property Library Company
June 3, 2005

Why 6T SRAM Cell

- ☐ Embedded memory
 - O Easy to implement in generic CMOS process
 - O Easy to design as logic circuit
 - O Easy to test by finite-state machine
- □ Compilable design
 - O Fixed cell size to allow us dedicating in peripheral circuit design
 - O Synchronous interface since 0.35μm generation simplifies the design
 - O A larger number of instances required


Outline

- **□6T cell and its variants** First we generalize and then we derive
- □ Peripheral circuits Utilization is the key
- □ **Cell layout** To be symmetric or to be asymmetric: that is the question
- **□ Performance indices** To judge is human
- □ Concluding remarks It does not end here


8T SRAM Cell

Making it completely complementary


- ☐ Regenerative circuit for storing a single bit: two *equal-sized* inverters
- □ Access device to
 transfer the bit: two
 equal-sized
 transmission gates
 ⇒ pass transistors



What Have Been Invented




What Have Been Invented



"The World's Smallest" Myth

Cell size as a competitive edge



Technology Node (µm)

Tradeoffs to Be Made


- □ Small but slow ⇔ large but fast: area vs. speed (read current and write voltage)
- ☐ Small but hot ⇔ large but cold: area vs. leakage power (standby current)
- ☐ Small but unstable ⇔ large but stable: area vs. stability (static noise margin)
- ☐ Small but low-yield ⇔ large but high-yield: area vs. manufacturability
- ☐ Small but expensive ⇔ large but cheap: area vs. cost (masking and process steps)

Outline

- **□6T cell and its variants** First we generalize and then we derive
- □ Peripheral circuits Utilization is the key
- □ **Cell layout** To be symmetric or to be asymmetric: that is the question
- **□ Performance indices** To judge is human
- □ Concluding remarks It does not end here


Utilization Is the Key

0.18µm single-port compiler generated instances with peripheral circuits minimized for layout area




Capacity (log₂N)

What Is Column Mux and Why It Is Important



P&R Can Easily Destroy It

0.18µm single-port compiler generated instances added with redundant power/ground rings




Outline

- **□6T cell and its variants** First we generalize and then we derive
- □ Peripheral circuits Utilization is the key
- □ **Cell layout** To be symmetric or to be asymmetric: that is the question
- **□ Performance indices** To judge is human
- □ Concluding remarks It does not end here


How They Are Drawn


(TSMC 0.18µm Symmetric Example)



How They Are Drawn

(TSMC 0.13µm Asymmetric Example)






How They Are Drawn

(Intel 0.18µm Symmetric Example)


Asymmetry in crosscoupled inverters can degrade cell stability by **100X** [may be exaggerated]




How They Are on Silicon

Symmetric and Asymmetric Examples


Poly and Diffusion for Devices



 $\begin{array}{l} \textbf{0.13} \mu m \\ \textbf{Intel 1.22} \times \textbf{1.64} \ \mu m^2 \end{array}$



 $\begin{array}{c} \textbf{0.13} \mu \textbf{m} \\ \textbf{IBM 1.2} \times \textbf{1.7} \ \mu \textbf{m}^2 \end{array}$




90nm Fujitsu 0.9 × 1.1 μm²


How They Are on Silicon

Symmetric and Asymmetric Examples


Metal-1 as Local Interconnect



 $\begin{array}{l} \textbf{0.13} \mu m \\ \textbf{Intel 1.22} \times \textbf{1.64} \ \mu m^2 \end{array}$




 $\begin{array}{c} \textbf{0.13} \mu \textbf{m} \\ \textbf{IBM 1.2} \times \textbf{1.7} \ \mu \textbf{m}^{\textbf{2}} \end{array}$



90nm Fujitsu $0.9 \times 1.1 \ \mu m^2$


How They Are Drawn IBM 0.13μm Example for ULP SRAM



Disadvantages Related to Conventional Cell Layout

- □ Complicated irregular patterns involving corner rounding
- ⇒ Simplified rectangular pattern
- □ Different orientation for access NMOS transistors
- ⇒ Same orientation for all transistors
- ☐ Pushed spacing rules for metal routing
- ⇒ Nominal spacing rules for metal routing

Variations by Inverter Layout A Reveal Close to Success



It turns out to be very useful in 90nm and below process technologies

M. Ishida et al., "A novel 6T-SRAM cell technology designed with rectangular patterns scalable beyond 0.18μm generation and desirable for ultra high speed operation," Int. Electron Device Meeting Tech. Digest, 1998, pp. 201-204.

Can We Draw the Polygons in Another Way?


Metal-Layer Assignment for Routing

	Symmetric	Asymmetric	Symmetric
WL (H)	M3	M2	M2
BL (V)	M2	M3	M3
VSS (V)	M2	M3	M3

Vertical VSS lines parallel to bit lines are required in the memory array.


Can We Draw the Polygons in Another Way?

SRAM Cell Aspect Ratio



Technology Node


An Animation to Show Layout Changes to Rectangular Patterns




Original Symmetric Layout

Photo Demonstrations at 65nm Technology Node


It seems that the layout style will pervade!



 $\begin{array}{l} TI~0.46\times1.06~\mu m^2 \\ 0.49~\mu m^2 \end{array}$



 $\begin{array}{l} IBM~0.41\times1.25~\mu m^2 \\ 0.51~\mu m^2 \end{array}$



Intel $0.46 \times 1.24 \ \mu m^2$ $0.57 \ \mu m^2$

A. Chatterjee et al., "A 65nm CMOS technology for mobile and digital signal processing applications," Int. Electron Device Meeting Tech. Digest, San Francisco, CA, Dec. 2004.

Z. Luo et al., "High performance and low power transistors integrated in 65nm bulk CMOS technology," Int. Electron Device Meeting Tech. Digest, San Francisco, CA, Dec. 2004.

P. Bai *et al.*, "A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57μm² SRAM cell," *Int. Electron Device Meeting Tech. Digest*, San Francisco, CA, Dec. 2004.

Disadvantages Related to Regular Pattern Cell Layout

- □ Longer and narrower wells
 - O induce forward body bias
 - O reduce static noise margin
 - O require higher strapping frequency
 - O lower array utilization
- ☐ More irredundant contacts and via holes
 - O 10 contacts/cell ⇔ 8.5 contacts/cell
 - O 3.5 via-1 holes/cell ⇔ 2 via-1 holes/cell
 - O 2.5 via-2 holes/cell ⇔ 0 via-2 holes/cell


Outline

- **□6T cell and its variants** First we generalize and then we derive
- □ Peripheral circuits Utilization is the key
- □ **Cell layout** To be symmetric or to be asymmetric: that is the question
- **□ Performance indices** To judge is human
- □ Concluding remarks It does not end here

Cell (Read) Current Bit-Line Discharge Current


$$A = '0' \text{ and } B = '1'$$

$$A = '1'$$
 and $B = '0'$



$$\Delta V_{BL} = I_{cell} \cdot \Delta t / C_{BL}$$

Bounds on Cell Current where Cell Ratio γ comes in




$$I_{cell} < I_{SA}$$

$$I_{cell} > \frac{I_{SA} \cdot I_{SD}}{I_{SA} + I_{SD}} = \frac{\gamma \cdot I_{SA}}{\gamma + 1}$$


$$I_{cell} < \frac{I_{SD}}{\gamma}$$

$$I_{cell} > \frac{I_{SD}}{\gamma + 1}$$


Saturation Current Monitor Is Not Good Enough



On-Chip Measurement of Cell Current




Location Dependence of Cell Current




- □ Cells are divided into two groups by their discharge paths (half cells) being next to a strap of a sub-array or not
- □ Boundary cells tend to have a smaller mean and a larger standard deviation

Static Noise Margin (SNM) Every cell has to demonstrate


- ☐ Static noise is the DC disturbance present in logic gates
- ☐ The worst case occurs when the static noise is adversely present in all logic gates in the same way
- ☐ It is the most important parameter of an SRAM cell






Shift of Meta-stable Point


Maximum Squares in Butterfly Curves




Static Noise Margin as a Function of Supply Voltages




Static Noise Margin as a Function of Precharge Voltages



Static Noise Margin as a Function of Bit-Line Voltages



Static Noise Margin as a Function of Source Voltages



K. Osada et al., "16.7-fA/cell tunnel-leakage-suppressed 16-Mb SRAM for handling cosmic-ray induced multierrors," IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1952-1957, Nov. 2003.

Outline

- **□6T cell and its variants** First we generalize and then we derive
- □ Peripheral circuits Utilization is the key
- □ **Cell layout** To be symmetric or to be asymmetric: that is the question
- **□ Performance indices** To judge is human
- □ Concluding remarks It does not end here

What Revive 6T SRAM Cell

- □Panel display driver/controller
 - OLarge wafer quantity that foundries cannot refuse
 - OShrinking pad pitch that cell size becomes an issue
 - OLag behind the most advanced process at least three generations
 - OPower, either static or dynamic, is the concern

Challenges in the Future

- ☐ To many simulation works, too few measurement results
- □Not only to show it functional, but also to prove it manufacturable
- ☐ To invent a new cell is costly, it will be a pity to serve only one purpose
- □There are still some things we do not know well (e.g., substrate noise)