



MOS Transistor Theory

Slides adapted from:

**N. Weste, D. Harris, CMOS VLSI Design,
© Addison-Wesley, 3/e, 2004**

1

Outline

- The Big Picture
- MOS Structure
- Ideal I-V Characteristics
- MOS Capacitance Models
- Non ideal I-V Effects
- Pass transistor circuits
- Tristate Inverter
- Switch level RC Delay Models

2

The Big Picture

- So far, we have treated transistors as ideal switches
- An ON transistor passes a finite amount of current
 - Depends on terminal voltages
 - Derive current-voltage (I-V) relationships
- Transistor gate, source, drain all have capacitance
 - $I = C (\Delta V / \Delta t) \rightarrow \Delta t = (C/I) \Delta V$
 - Capacitance and current determine speed

3

MOS Transistor Symbol




FIG 2.1 MOS transistor symbols

4

MOS Structure

- Gate and body form MOS capacitor
- Operating modes
 - Accumulation
 - Depletion
 - Inversion





FIG 2.2 MOS structure demonstrating (a) accumulation, (b) depletion, and (c) inversion

5

nMOS Transistor Terminal Voltages


- Mode of operation depends on V_g , V_d , V_s
 - $V_{gs} = V_g - V_s$
 - $V_{gd} = V_g - V_d$
 - $V_{ds} = V_d - V_s = V_{gs} - V_{gd}$
- Source and drain are symmetric diffusion terminals
 - By convention, source is terminal at lower voltage
 - Hence $V_{ds} \geq 0$
- nMOS body is grounded. First assume source is 0 too.
- Three regions of operation
 - Cutoff
 - Linear
 - Saturation



6

nMOS in cutoff operation mode


- No channel
- $I_{ds} = 0$



7

nMOS in linear operation mode


- Channel forms
- Current flows from D
 - e^- from S to D
- I_{ds} increases with V_{ds}
- Similar to linear resistor



8

nMOS in Saturation operation mode

- Channel pinches off
- I_{ds} independent of V_{ds}
- We say current saturates
- Similar to current source



9

pMOS Transistor





FIG 2.4 pMOS transistor

10

I-V Characteristics (nMOS)

- In Linear region, I_{ds} depends on
 - How much charge is in the channel?
 - How fast is the charge moving?



SiO₂ Gate Oxide
(Good insulator, $\epsilon_{ox} = 3.9\epsilon_0$)

FIG 2.6 Transistor dimensions


$$\epsilon_0 = 8.85 \times 10^{-12} \text{ F/m}$$

11

Channel Charge

- MOS structure looks like parallel plate capacitor while operating in inversion:
 - Gate – oxide – channel
- $Q_{\text{channel}} = CV$
- $C = C_g = \epsilon_{ox} WL / t_{ox} = c_{ox} WL$
- $V = V_{gc} - V_t = (V_{gs} - V_{ds}/2) - V_t$

$$c_{ox} = \epsilon_{ox} / t_{ox}$$



Average gate to channel potential:

$$V_{gc} = (V_{gs} + V_{gd})/2 = V_{gs} - V_{ds}/2$$

FIG 2.5 Average gate to channel voltage

12

Carrier velocity

- Charge is carried by e-
- Carrier velocity v proportional to lateral E-field between source and drain
- $v = \mu E$ μ called mobility
- $E = V_{ds}/L$
- Time for carrier to cross channel:
 - $t = L / v$

13

nMOS Linear I-V

- Now we know
 - How much charge Q_{channel} is in the channel
 - How much time t each carrier takes to cross

Many textbooks define:
 $k' = \mu C_{ox}$ ← technology dependent parameters

but be careful !!!

MOSIS:

$$k' = \mu \frac{C_{ox}}{2}$$

technology and geometric parameters

$$\beta = \mu C_{ox} \frac{W}{L}$$

$$I_{ds} = \frac{Q_{\text{channel}}}{t} = \mu C_{ox} \frac{W}{L} \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds}$$

$$= \beta \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds}$$

14

nMOS Saturation I-V

- If $V_{gd} < V_t$, channel pinches off near drain
 - When $V_{ds} > V_{dsat} = V_{gs} - V_t$
- Now drain voltage no longer increases current

$$I_{ds} = \beta \left(V_{gs} - V_t - \frac{V_{dsat}}{2} \right) V_{dsat}$$

$$= \frac{\beta}{2} (V_{gs} - V_t)^2$$

15

nMOS I-V Summary

- first order transistor models

$$I_{ds} = \begin{cases} 0 & V_{gs} < V_t & \text{cutoff} \\ \beta \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds} & V_{ds} < V_{dsat} \text{ (and } V_{gs} > V_t) & \text{linear} \\ \frac{\beta}{2} (V_{gs} - V_t)^2 & V_{ds} > V_{dsat} \text{ (and } V_{gs} > V_t) & \text{saturation} \end{cases}$$

16

I-V characteristics of nMOS Transistor





FIG 2.7 I-V characteristics of ideal nMOS transistor

17

Example

- 0.6 μm process from AMI Semiconductor
 - $t_{ox} = 100 \text{ \AA}$
 - $m = 350 \text{ cm}^2/\text{V}^*\text{s}$
 - $V_t = 0.7 \text{ V}$
- Plot I_{ds} vs. V_{ds}
 - $V_{gs} = 0, 1, 2, 3, 4, 5$
 - Use $W/L = 4/2 \lambda$



$$\beta = \mu C_{ox} \frac{W}{L} = (350) \left(\frac{3.9 \cdot 8.85 \cdot 10^{-14}}{100 \cdot 10^{-8}} \right) \left(\frac{W}{L} \right) = 120 \frac{W}{L} \mu\text{A}/\text{V}^2$$

18

pMOS I-V Characteristics

- All dopings and voltages are inverted for pMOS
- Mobility μ_p is determined by holes
 - Typically 2-3x lower than that of electrons μ_n
 - 120 cm²/V*s in AMI 0.6 mm process
- Thus pMOS must be wider to provide same current
 - In this class, assume $\mu_n / \mu_p = 2$

19

pMOS I-V Summary

- first order transistor models

$$I_{ds} = \begin{cases} 0 & V_{gs} > V_t & \text{cutoff} \\ \beta \left(V_{gs} - V_t - \frac{V_{ds}}{2} \right) V_{ds} & \begin{matrix} V_{ds} > V_{dsat} \\ \text{(and } V_{gs} < V_t \text{)} \end{matrix} & \text{linear} \\ \frac{\beta}{2} (V_{gs} - V_t)^2 & \begin{matrix} V_{ds} \leq V_{dsat} \\ \text{(and } V_{gs} < V_t \text{)} \end{matrix} & \text{saturation} \end{cases}$$

20

I-V characteristics of pMOS Transistor




FIG 2.8 I-V characteristics of ideal pMOS transistor

21

Capacitances of a MOS Transistor

- Any two conductors separated by an insulator have capacitance
- Gate to channel capacitor is very important
 - Creates channel charge necessary for operation (intrinsic capacitance)
- Source and drain have capacitance to body (parasitic capacitance)
 - Across reverse-biased diodes
 - Called diffusion capacitance because it is associated with source/drain diffusion

22

Gate Capacitance

- When the transistor is off, the channel is not inverted

$$C_g = C_{gb} = \epsilon_{ox} WL / t_{ox} = C_{ox} WL$$
- Let's call $C_{ox} WL = C_0$
- When the transistor is on, the channel extends from the source to the drain (if the transistor is unsaturated, or to the pinchoff point otherwise)

$$C_g = C_{gb} + C_{gs} + C_{gd}$$

23

Gate Capacitance

Table 2.1 Approximation of intrinsic MOS gate capacitance

Parameter	Cutoff	Linear	Saturation
C_{gb}	C_0	0	0
C_{gs}	0	$C_0/2$	$2/3 C_0$
C_{gd}	0	$C_0/2$	0
$C_g = C_{gs} + C_{gd} + C_{gb}$	C_0	C_0	$2/3 C_0$




FIG 2.10 Overlap capacitance

In reality the gate overlaps source and drain. Thus, the gate capacitance should include not only the intrinsic capacitance but also parasitic overlap capacitances:

$$C_{gs}(\text{overlap}) = C_{ox} W L_D$$

$$C_{gd}(\text{overlap}) = C_{ox} W L_D$$

24

Detailed Gate Capacitance

Capacitance	Cutoff	Linear	Saturation
$C_{gb} \text{ (total)}$	C_0	0	0
$C_{gd} \text{ (total)}$	$C_{ox} W L_D$	$C_0/2 + C_{ox} W L_D$	$C_{ox} W L_D$
$C_{gs} \text{ (total)}$	$C_{ox} W L_D$	$C_0/2 + C_{ox} W L_D$	$2/3 C_0 + C_{ox} W L_D$





Figure 3.31 Schematic representation of MOSFET oxide capacitances during (a) cut-off, (b) linear, and (c) saturation modes.

Source: M-S Kang, Y. Leblebici, *CMOS Digital ICs*, 3/e, 2003, McGraw-Hill

25

Diffusion Capacitance

- C_{sb}, C_{db}
- Undesired capacitance (parasitic)
- Due to the reverse biased p-n junctions between source diffusion and body and drain diffusion and body
- Capacitance depends on area and perimeter
 - Use small diffusion nodes
 - Comparable to C_g for contacted diffusion
 - $1/2 C_g$ for uncontacted
 - Varies with process




FIG 2.9 Diffusion region geometries

26

Lumped representation of the MOSFET capacitances




FIG 2.14 Capacitances of an MOS transistor

27

Non-ideal I-V effects

- The saturation current increases less than quadratically with increasing V_{gs}
 - Velocity saturation
 - Mobility degradation
- Channel length modulation
- Body Effect
- Leakage currents
 - Sub-threshold conduction
 - Junction leakage
 - Tunneling
- Temperature Dependence
- Geometry Dependence

28

Velocity saturation and mobility degradation

- At strong lateral fields resulting from high V_{ds} , drift velocity rolls off due to carrier scattering and eventually saturates
- Strong vertical fields resulting from large V_{gs} cause the carriers to scatter against the surface and also reduce the carrier mobility. This effect is called mobility degradation




FIG 2.16 Carrier velocity vs. electric field

29

Channel length modulation

- The reverse biased p-n junction between the drain and the body forms a depletion region with length L' that increases with V_{db} . The depletion region effectively shortens the channel length to: $L_{eff} = L - L'$
- Assuming the source voltage is close to the body voltage $V_{db} \sim V_{sb}$. Hence, increasing V_{ds} decrease the effective channel length.
- Shorter channel length results in higher current




FIG 2.18 I-V characteristics of nMOS transistor with channel length modulation

30

Body Effect

- The potential difference between source and body V_{sb} affects (increases) the threshold voltage
- Threshold voltage depends on:
 - V_{sb}
 - Process
 - Doping
 - Temperature

31

Subthreshold Conduction

- The ideal transistor I-V model assumes current only flows from source to drain when $V_{gs} > V_t$.
- In real transistors, current doesn't abruptly cut off below threshold, but rather drop off exponentially
- This leakage current when the transistor is nominally OFF depends on:
 - process (ϵ_{ox} , t_{ox})
 - doping levels (N_A , or N_D)
 - device geometry (W , L)
 - temperature (T)
 - (Subthreshold voltage (V_t))

32

Junction Leakage

- The p-n junctions between diffusion and the substrate or well for diodes.
- The well-to-substrate is another diode
- Substrate and well are tied to GND and VDD to ensure these diodes remain reverse biased
- But, reverse biased diodes still conduct a small amount of current that depends on:
 - Doping levels
 - Area and perimeter of the diffusion region
 - The diode voltage




FIG 2.19 Reverse-biased diodes in CMOS circuits

33

Tunneling

- There is a finite probability that carriers will tunnel through the gate oxide. This results in gate leakage current flowing into the gate
- The probability drops off exponentially with t_{ox}
- For oxides thinner than 15-20 Å, tunneling becomes a factor




FIG 2.20 Gate leakage current from [Song01]

34

Temperature dependence

- Transistor characteristics are influenced by temperature
 - μ decreases with T
 - V_t decreases linearly with T
 - $I_{leakage}$ increases with T
- ON current decreases with T
OFF current increases with T
 - Thus, circuit performances are worst at high temperature




FIG 2.21 I-V characteristics of nMOS transistor in saturation at various temperatures




FIG 2.22 I_{dsat} vs. temperature

Geometry Dependence

- Layout designers draw transistors with W_{drawn} , L_{drawn}
- Actual dimensions may differ from some factor X_W and X_L
- The source and drain tend to diffuse laterally under the gate by L_D , producing a shorter effective channel
- Similarly, diffusion of the bulk by W_D decreases the effective channel width
- In process below $0.25 \mu m$ the effective length of the transistor also depends significantly on the **orientation** of the transistor

$$L_{eff} = L_{drawn} + X_L - 2 L_D$$

$$W_{eff} = W_{drawn} + X_W - 2 W_D$$

Impact of non-ideal I-V effects

- Threshold is a significant fraction of the supply voltage
- Leakage is increased causing gates to
 - consume power when idle
 - limits the amount of time that data is retained
- Leakage increases with temperature
- Velocity saturation and mobility degradation result in less current than expected at high voltage
 - No point in trying to use high VDD to achieve fast transistors
 - Transistors in series partition the voltage across each transistor thus experience less velocity saturation
 - Tend to be a little faster than a single transistor
 - Two nMOS in series deliver more than half the current of a single nMOS transistor of the same width
- Matching: same dimension and orientation




FIG 2.37 Current in series transistors

37

Pass Transistors

- nMOS pass transistors pull no higher than $V_{DD} - V_{tn}$
 - Called a degraded "1"
 - Approach degraded value slowly (low I_{ds})
- pMOS pass transistors pull no lower than $|V_{tp}|$
 - Called a degraded "0"
 - Approach degraded value slowly (low I_{ds})

38

Pass transistor Circuits




FIG 2.31 Pass transistor threshold drops

39

Transmission gate ON resistance




FIG 2.32 Resistance of a transmission gate as a function of input voltage

40

Tri-state Inverter




FIG 2.33 Tristate inverter

41

Effective resistance of a transistor

- First-order transistor models have limited value
 - Not accurate enough for modern transistors
 - Too complicated for hand analysis
- Simplification: treat transistor as resistor
 - Replace $I_{ds}(V_{ds}, V_{gs})$ with effective resistance R
 - $I_{ds} = V_{ds}/R$
 - R averaged across switching range of digital gate
- Too inaccurate to predict current at any given time
 - But good enough to predict RC delay (propagation delay of a logic gate)

42

RC Values

- Capacitance
 - $C = C_g = C_s = C_d = 2 \text{ fF}/\mu\text{m}$ of gate width
 - Values similar across many processes
- Resistance
 - $R \approx 6 \text{ K}\Omega \cdot \mu\text{m}$ in $0.6\mu\text{m}$ process
 - Improves with shorter channel lengths
- Unit transistors
 - May refer to minimum contacted device ($4/2 \lambda$)
 - or maybe $1 \mu\text{m}$ wide device
 - Doesn't matter as long as you are consistent

43

RC Delay Models

- Use equivalent circuits for MOS transistors
 - ideal switch + capacitance and ON resistance
 - unit nMOS has resistance R , capacitance C
 - unit pMOS has resistance $2R$, capacitance C
- Capacitance proportional to width
- Resistance inversely proportional to width

44

Switch level RC models




FIG 2.34 Equivalent RC circuit models

45

Inverter Delay Estimate

- Estimate the delay of a fanout-of-1 inverter




FIG 2.35 Inverter propagation delay

delay = $6RC$

46

Resistance of a unit transmission gate

- The effective resistance of a transmission gate is the parallel of the resistance of the two transistor
- Approximately R in both directions
- Transmission gates are commonly built using equal-sized transistors
- Boosting the size of the pMOS only slightly improve the effective resistance while significantly increasing the capacitance

Effective resistance of a transistor passing a value in its poor direction \approx double




FIG 2.36 Effective resistance of a unit transmission gate

47

Summary

- Models are only approximations to reality, not reality itself
- Models cannot be perfectly accurate
 - Little value in using excessively complicated models, particularly for hand calculations
- To first order current is proportional to W/L
 - But, in modern transistors L_{eff} is shorter than L_{drawn}
 - Doubling the L_{drawn} reduces current more than a factor of two
 - Two series transistors in a modern process deliver more than half the current of a single transistor
- Use Transmission gates in place of pass transistors
- Transistor speed depends on the ratio of current to capacitance
 - Sources of capacitance (voltage dependents)
 - Gate capacitance
 - Diffusion capacitance

48