

27/04/2020

M. Jishnu

classmate

Date

Page

Online class lecture:

→ code generation

Front-end $\xrightarrow{\text{Intermediate Code}}$ code optimiser \xrightarrow{u} code generator

→ Target Program

Requirements: # Preserve semantic

effectively use available resources

itself must be effective

→ Primary tasks:

1. Instruction Selection

Tip to the Code Generator

2. Register Allocation & assign

3 address code: Quadruple, triple

virtual machine: byte code

3. Evaluation order

⇒ target Program: RISC, CISC, Stack based Machine
Stack based Machine [only push & pop]

1. Instruction Selection:

Given a 3 address code, we should map this statements to a sequence of assembly language machine

$x = y + z$

↳ $\left\{ \begin{array}{l} \text{LD R0, y} \\ \text{ADD R0, R0, z} \\ \text{ST x, R0} \end{array} \right.$

M. Jishnu

a = b + c; d = a + c;

LD R0, b

ADD R0, R0, c

ST a, R0

LD R0, a

ADD R0, R0, c

ST d, R0

2) Register Allocation

→ allocation
→ register assignment

3) Evaluation order

→ fewer registers

→ Best NP

pseud. Target lang: LD dst, adda (LD r1, x)

ST, x, r → should be register

Op dst, R1, S2 (operation)

BR (unconditional jump)

Bcond r1, L (conditional)

(L is the label)

Addressing Mode: LD R1, a(R2) R1 = content

(content(R2) + a)

LD R1, 100(R2) R1 = content (100 + content

Array → LD R1, *100(R2) R1 = cont + (cont + 100

LD R1, #100 [Immediate] cont(R2)

M. Juhani

eg

$x = y - z$

LD R1, y

LD R2, z

SUB R1, R1, R2

ST x, R1

$b = a[i]$

LD R1, i

MUL R1, R1, 8

LD R2, a(R1)

ST b, R2

$a[i] = c$

LD R1, i

MUL R1, R1, 8

LD R2, c

ST a(R1), R2

$x = *p$

LD R1, p

LD R2, 0(R1)

ST x, R2

$*p = y$

LD R1, p

LD R2, y

ST 0(R1), R2

If $x < y$ goto L[calculate the cost
of instruction]

LD R1, x

LD R2, y

SUB R1, R1, R2

BLTZ R1, L

1) $x = a[i]$

$y = b[i]$

$z = x * y$

2) $y = *a$

$a = a + 4$

$*p = y$

$p = p + 4$

4 byte

1) LD R1, i

MUL R1, R1, 4

MUL R2, a(R1), b(R1)

ST z, R2

M. Jithnu

A Simple code generator

- Generate code for single basic block

How to use registers:

- Either one of the op. should be in register
or both in register

- Register \rightarrow good temp

- Register \rightarrow global value, stored in memory as well

- run-time management \leftarrow Register

What it uses: Register Descriptor:

Keeps track of vars whose current value is in the reg

Address descriptor:

location (current value of the variable)

Code generation Algorithm

eg: $x = y + z$ Step 1: get Reg ($x = y + z$)

1) give the register used for holding the value for x, y, z

- If y is not in R_y , issue $\text{LD } R_y, y$

- Issue $\text{ADD } R_x, R_y, R_z$

2)

Copy Statement

$x = y$

if y is not already in reg: $\text{LD } R_y, y$

Adjust R_D for R_y , so it includes x .

M. Jishnu

3. ending the loop back

Ref. managing registers & Address description
for LD R1, x

- change R0 for R so it holds only x
- change AD for x by adding R as add. option
[follow these steps]

get Reg: $x = y + z$

- If y is in a reg, do nothing
- If y not in a reg, there is an empty one. Choose

Ry

- let v be one of the var in R
- we're OK if v is somewhere besides R
- we're OK if v is x
- we are OK if v is not used later
- spill: ST v, R

⇒ Deephole optimization:

Replace init₁ with shiny/faster sequence

Steps: 1. eliminating Redundant load & store

LD R1, R0

ST R0, R1

2. Eliminating unreachable code

3. Flow-of-control ops.

4. optimal code gen for expansion