Roll: 1607045

Objectives:

The purposes of this project are given

- (ii) To leaven about dibberrent components of Sap-1 computer.
- (iii) To design a Sap-1 computer using logision.

Introduction: - southestate and alle muster 1-07

The simple-As-possible (SAP)-1 computer is a very basic model of a micro-processor explained by Albert Paul Malvino. The SAP-1 design contains the basic necessities for a tunctional Micro-processor. Its primary purpose is to god: comad ell- wind flourunite

develop basic underestanding of how a microprocessor works, interacts with memory and other parts of the system like input and output. The instruction set is very limited and simple. SAP-1 is the first state in the evaluation downeds modern computers.

Fig-1 shows the architecture of SAP-1 a bus organised computer. All registers outputs to the W bus are three state, this allows orderly transfer of data. All other register outputs outputs are two state, these outputs continuously drive the boxes they are connected to.




Fig 1:- SAP-1 architecture

program Counter: The program counter is reset to 0000 before each computer run. When the Computer run begins, the PC sends address of the point of the point instruction is tetched and executed, the PC sends address of the second instruction is tetched and executed. After the point incremented. After the second instruction is tetched and executed, the PC is incremented. After the second instruction is tetched and executed, the PC sends rext address to memory. In this way, PC is keeping track of the next instruction to tetched and executed.

Input and MAR: It includes the address and data muitch registers. These switch registers which are a part of input unit, allow to send 4 address bits and 8 data bits to the RAM. As recalled, instruction and data

OPEPTMLIETH LA SIENTE LA CONSTRUTE CONSTRUTE

computer run.

The MAR is part of 8AP-1 memory. During a computer run, the address in PC is last latched into MAR. A left later, the MAR applies this into MAR. A left later, the MAR applies this 4-bit address to RAM where a record operation is perstormed.

The RAM: The RAM is a 16x8 static TTL RAM. This allows one to votore a priogram and data in the memory before computer run. During a computer run, RAM receives 4 but address from MAR and a read operation is perstormed. In this way, the data or instruction word in RAM is placed on the W bus for way in some other part of the computer.

Instruction Register (IR): IR is a part of control unit. To tetch on instruction, the computer does a mamory operation. This places the contents of addressed memory location on W law. At the same time, IR is set up for loading on the next positive clock edge. The contents of the IR are split into the nibbles. The upper nibble is a two-state output that goes directly to the block labeled, " Controller-sequencer". The other lower ribble is a three-state output that is read into W bers when needed.

Controller-sequencer: Before each computer run a CLR is sent to PC and CLR signal to the TR. This resets the PC to 0000 and wipes TR. This resets instruction to the IR.

A clock signal CLK is sent to all bubber register, this syncrenizes the operation of the computer, enswing that all register transfer occur on the positive edge of common CLKings The 12 bits that come out of controller from a world controlling the rest of the computer. The 12 wines corrying the control word are called the control bus. The control word has the tormat of in a con- CoN= Cp Ep Im CE LIEI LA EA Su Eu IB Lo This word determines how to registers will react to the next positive clock edge. 'STA=A

It is appropriences. When En is high. the contents appear on the W bus.

Accumulator: A accumulator (A) is a butter negister that stores intermediate answer during a computer run. It has two outputs. The two-state output goes directly to addersubstractor. The tree-state output goes to the w bus. Therefore, the 8-bit accumulator world continuously drives the adder-subtractor, the same world appears on whom when En The Adder-Subractor :- SAP-1 uses a 2's

complement adder-subtractor. When sumis low the sum output of adder-subtractor is book of B=A+B, the difference appears:

A = A+B'

It is asynchronous. When Eu is high, the contents apear on the W bus.

B register: The B register is another bulber register. It is used in withmetic operations.

A low LB and possitive clock edge load the world on W bus into B register. The two state output of B register drives the adder-subtractor supplying the number to be adder on subtracted from the contents of the accumulator subtracted from the contents of the accumulator

Output register: At the end of computer trun, the accumulator contains the answer to the the accumulator contains the answer to the problem being solved. When EA is high and Lo problem being solved. When EA is high and Lo problem being solved. When EA is high and Lo problem being solved. When EA is high and Lo problem because clock edge loads the is low, the next positive clock edge loads the accumulator world into the output register.

The output register is often called an leave output port because processed data can leave output port because processed data can leave the computer through this register.


Binary display in The binary display is a row of eight LEDs. Because each LED connects to one thip-thop of the output port, the binary display shows the contents of the output port.

Instruction Set of SAP-1:

The SAP-1 instruction set belows:

- (1) LDA: LDA stands for "Load the Accumulator."
 A computer LDA instruction includes the hexadecimal address of the data to be leaded.
 - (2) ADD: A complete ADD instruction includes the address of the world to be added. The address of the world to be added. For instance, ADD 9H means add the contents of memory location 9H to accumulator replace the original contents of accumulator.

- (3) SUB: A complete SUB instruction includes the address of world to be subtracted. For example, SUB CH means "subtract the contents of memory locations CH trum the contents of the accumulator.
- (4) OUT: The Out OUT instruction tells the BAP-1 computer to transfor the accumulatoric contents to the output port. OUT is complete by itself, you do not have to include an' address when using OUT because the instruction address when using out because the instruction doesn't involve data in the memory.
- (5) HLT: HLT stands for helt. It tells the computer to stop processing data. Hlt makes the end of a program. You must use a the end of every SAP-1 HLT instruction at the end of every SAP-1 program.



and a statement of the sa Conclusion +

In this project, we teavent about SAP-1 computer degign design process. We also tearnst how to design every components of 8Ap-1 computer in logisim. We implemented SAP-1 computer in logisim using those components. Finally, we ran a program in logisim and checked the output using LEDs and display module. atabo esterna tracio all all a series of the series of the series of the series of

and the state of the state of the

really of the many of the boar with

in the

I all he has been been to be to be

and the first of the company