

# acontis technologies GmbH

# **SOFTWARE**

# **EC-Master**

**EtherCAT® Master Stack Class A** 

Version 3.1

Edition: December 7, 2022

# © Copyright acontis technologies GmbH Neither this document nor excerpts therefrom may be reproduced, transmitted, or conveyed to third parties by any means whatever without the express permission of the publisher. At the time of publication, the functions described in this document and those implemented in the corresponding hardware and/or software were carefully verified; nonetheless, for technical reasons, it cannot be guaranteed that no discrepancies exist. This document will be regularly examined so that corrections can be made in subsequent editions. Note: Although a product may include undocumented features, such features are not considered to be part of the product, and their functionality is therefore not subject to any form of support or guarantee.



# **Contents**

1	Syno	Synchronization with Distributed Clocks (DC)							
	1.1	Techni	cal overview	4					
		1.1.1	Support slaves and topologies	4					
		1.1.2	Typical Bus Timing	5					
		1.1.3	Implementation Details	5					
		1.1.4	Slaves in sync	6					
		1.1.5	Sync Window Monitoring	6					
	1.2	Config	uration with ET-9000	6					
		1.2.1	Enable "DC Mode" for slave	6					
		1.2.2	Enable Sync Window Monitoring for master	8					
	1.3		uration with EC-Engineer	9					
	110	1.3.1	Distributed Clocks Master settings (Expert)	10					
		1.3.2	Distributed Clocks Slave settings (Expert)	11					
	1.4		mmer's Guide	12					
	1.1	1.4.1	emDcConfigure	12					
		1.4.2	emDcIsEnabled	14					
		1.4.3	emGetBusTime	14					
		1.4.4	emDcContDelayCompEnable	14					
		1.4.5	emDcContDelayCompDisable	14					
		1.4.6	• •	15					
		1.4.7	emIoControl - EC_IOCTL_DC_SETSYNCSTARTOFFSET	15					
		1.4.7		15					
		1.4.9		16					
		1.4.9		16					
		1.4.10		16					
			·	17					
		1.4.13	emNotify - EC_NOTIFY_DC_SLV_SYNC	18					
2	Mas	ter sync	chronization (DCM)	19					
	2.1		· · · · · · · · · · · · · · · · · · ·	19					
	2.1	2.1.1		19					
		2.1.2		20					
		2.1.3		20					
		2.1.4		20					
		2.1.5	3	23					
		2.1.6	DCM Master Ref Clock mode						
		2.1.7	DCM Linklayer Ref Clock mode						
	2.2		uration with ET9000	23					
	2.3	Drogram	mmer's Guide	25					
	2.5	2.3.1	emDcmConfigure	25					
		2.3.1		29					
		2.3.2	emDcmGetStatus	30					
		2.3.4	emDcmResetStatus	30					
		2.3.4							
			emDcmGetLog	31					
		2.3.6	emDcmShowStatus	31					
		2.3.7	emDcmGetAdjust	31					
		2.3.8	DCM specific error codes	32					
		2.3.9	Notifications	32					
		2.3.10	emNotify - EC_NOTIFY_DCM_SYNC	33					
	2.4		le codes	34					



# 1 Synchronization with Distributed Clocks (DC)

DC clock synchronization enables all EtherCAT devices (master and slaves) to share the same EtherCAT System Time.

A "DC-slave" is defined as slave who shall be synchronized by means of distributed clocks. During network start-up several steps have to be performed by the EC-Master to set-up a consistent time base in all DC-slaves:

- Initial propagation delay measurement and compensation (ETG.8000)
- Offset compensation (ETG.8000)
- Set start time (ETG.8000)
- After network start-up: continuous drift compensation (ETG.8000)
- The Master must synchronize itself on the reference clock (ETG.1020) -> DCM

### Reference:

- ETG.1000.3 and ETG.1000.4
- ETG.1020 -> Synchronization
- ETG.8000 -> Distributed Clocks


# 1.1 Technical overview

# 1.1.1 Support slaves and topologies


EC-Master supports all currently existing slave types and possible topologies:

- Slaves with 32 bit or 64 bit system time register (0x0910)
- Reference Clock with 32 bit or 64 bit system time register (0x0910)
- Reference Clock as first slave (auto increment address 0) or in the middle. Only slaves behind the reference clock could be synchronized.
- Drift compensation with 32 bit or 64 bit ARMW command in the cyclic frame
- Topologies: Line, Daisy chain, Daisy chain with drop lines, tree structure, star topology with EK1122 junctions





# 1.1.2 Typical Bus Timing



# 1.1.3 Implementation Details

The generation of Sync impulses is started after initialization and sending of 8000 FRMW frames which are required to bring slaves initially into sync. After this FRMW generation a grace period of 50 ms under real-time OSes is used and 500 ms using Windows is configured before start of cyclic operation of slaves, which causes the Sync impulse generation delayed by this grace period.

Initial propagation delay measurement and offset compensation commands are not part of the ENI file. The ARMW command for drift compensation is part of the cyclic frame.



# 1.1.4 Slaves in sync

Slaves in sync means that the system time difference of all DC slaves do not exceed a configured limit. Out of sync is detected individually and immediately for each slaves.

The master awaits that the slaves are in sync in Master state transition INIT->PREOP. Therefore the master state transition may timeout if the slaves do not get in sync.

Due to technology the slaves are always getting in sync as long as there is no error in setup. In order to detect system time difference exceeding, *Sync Window Monitoring* is used.

# 1.1.5 Sync Window Monitoring

Sync Window Monitoring must be explicitly enabled in configuration.

The system time difference exceeding detection in Sync Window Monitoring uses a deviation limit and a settle time and is issued continuously with configured commands (Ado 0x092C) in cyclic frames.

In sync is assumed if there is no violation of the system time difference limit (for all DC slaves!) detected within the settle time. The deviation limit (dwDevLimit) and settle time (dwSettleTime) can be configured using emDc-Configure().

If the configuration only contains the cyclic commands for SAFE-OP or OP (e.g. ET9000) the master queues acyclic datagrams (Ado 0x092C) for system time difference measurement.


If there are at less than two DC slaves on bus (e.g. it the reference clock is the only DC slave on bus), Sync Window Monitoring is skipped. If it is skipped, because it is not enabled in configuration or there are less than two DC slaves on bus, slaves are immediately considered in sync.

# 1.2 Configuration with ET-9000

### 1.2.1 Enable "DC Mode" for slave


If a slave supports DC, an additional tab in ET9000 appears.





In the "Advanced Settings" additional slave specific parameters may be set. By default the cycle time for "SYNC 0" is equal to the bus cycle time (Sync Unit Cycle).






# 1.2.2 Enable Sync Window Monitoring for master

By enabling the option "Sync Window Monitoring" in the "Advanced Settings" of the master, the EtherCAT configurator will insert a command (datagram) in the cyclic frame to read the ESC registers 0x092C. If this is selected the master will throw the notification *emNotify* - *EC\_NOTIFY\_DC\_SLV\_SYNC*.






# 1.3 Configuration with EC-Engineer

The EC-Engineer automatically choses the DC settings for slaves as proposed by the device's vendor and sets DCM mode to bus shift.


The settings can be changed according to the project's needs. DC options are part of the EC-Engineer Expert Mode. The Expert Mode can be activated from the menu:





# 1.3.1 Distributed Clocks Master settings (Expert)

In this tab, the user can change distributed clocks related settings. The tab is only available if the configuration contains slaves.




- Reference Clock Name: Name of the reference clock. By default, this is the first slave with DC support.
- Master Shift: The reference clock controls the Master time
- Bus Shift: The Master time controls the reference clock. A command will be inserted in the Cyclic frame to adjust the reference clock system time (write to register 0x0910).
- Continuous Propagation Compensation: A command will be inserted in the Cyclic frame which allows the EtherCAT master to measure and compensate the propagation delay time by time.
- Sync Window Monitoring: A command will be inserted in the cyclic frame to read the ESC registers 0x092C. If this is selected the master will throw a notification.
- Show 64Bit System Time: Master supports slaves with 32bit and 64bit system time register (0x0910). If this is selected he will interpret it as 64bit system time.

**Note:** If no reference clock is displayed, please ensure at least one slave in the network is configured for DC operation mode *Distributed Clocks Slave settings (Expert)* 



# 1.3.2 Distributed Clocks Slave settings (Expert)

In this tab, the user can change distributed clocks related settings. The tab is only available if the device's vendor specified the DC usage. Sync signal generation or DC latching is selected automatically according to Operation Mode.




- Operation Mode: Selectable DC operation modes. The modes cannot be edited.
- Sync Unit Cycle: Base interval in microseconds which will be used from master. The Sync Units can be activated and configured to generate signals.

### See also:

SyncSignal Generation in the ET1100 Datasheet for time describing





# 1.4 Programmer's Guide

# 1.4.1 emDcConfigure

static EC\_T\_DWORD ecatDcConfigure (struct \_EC\_T\_DC\_CONFIGURE \*pDcConfigure)

Configure the distributed clocks.

- Set the DC synchronization settling time ([ms]).
- Set the DC slave limit for the wire or'ed clock deviation value. This value determines whether the slave clocks are synchronized or not.
- Configure the ARMW burst frames to compensate the static deviations of the clock speeds.

### **Parameters**

- dwInstanceID [in] Instance ID (Multiple EtherCAT Network Support)
- **pDcConfigure** [in] Configuration parameter a pointer to a structure of type *EC\_T\_DC\_CONFIGURE*.

### Returns

EC\_E\_NOERROR or error code



### struct EC\_T\_DC\_CONFIGURE

### **Public Members**

### EC\_T\_DWORD dwClntId

[in] Reserved

# EC T DWORD dwTimeout

[in] Timeout [ms] for the DC initialization in which time offsets and propagation delays are evaluated.

### EC\_T\_DWORD dwDevLimit

[in] Maximum permissible deviation of the individual slave clock and the DC reference clock. The maximum deviation is determined by wire or'ed the deviations of the individual slave clocks with one another. The check against the limit is only active if "Sync Window Monitoring" is set in the configuration tool (EC Engineer), which generates a BRD command to read the slave register 0x092C in every cycle. The limit is calculated as follows:

2<sup>n</sup> - 1 ns, e.g. a dwDevLimit of 4 corresponds to 14 ns.

A value of 0 disables the "Sync Window Monitoring"

### EC T DWORD dwSettleTime

[in] Settle time [ms]. At the beginning of the synchronization the slave clocks oscillate strongly. To prevent multiple in-sync and out-of-sync notifications from being generated, a settling time can be set in which no notifications are generated.

# $EC\_T\_DWORD~\textbf{dwTotalBurstLength}$

[in] Overall amount of burst frames sent. Default 10000.

### EC\_T\_DWORD dwBurstBulk

[in] Amount of burst frames per cycle during initialization burst. Default 12.

### EC T BOOL bBulkInLinkLayer

[in] If EC\_TRUE, bulk is realized by link layer, otherwise by master. The MAC needs to support the frame repeating function. In this case the link layer will repeat the DC burst frames itself, reduing the hardware accesses of the master to the MAC.

### EC T BOOL bAcycDistributionDisabled

[in] If EC\_TRUE, acyclic distribution is disabled

# EC\_T\_DWORD dwDcStartTimeGrid

[in] Time grid [ns] to align DC start time. With the help of the grid, several EtherCAT networks can be synchronized without a random shift value between the SYNC signals.

### $EC\_T\_BOOL \ \textbf{bDcInitBeforeSlaveStateChange}$

[in] If EC\_TRUE, DC is initialized before slaves state change to PREOP

### EC\_T\_DWORD dwReserved[4]

[in/out] Reserved

### See also:

Chapter "Drift Compensation" of the ETG Document "ESC Datasheet Section 1 - Technology"



### 1.4.2 emDclsEnabled

static EC\_T\_DWORD ecatDcIsEnabled (EC\_T\_BOOL \*pbDcIsEnabled)

EC\_T\_DWORD emDcIsEnabled (EC\_T\_DWORD dwInstanceID, EC\_T\_BOOL \*pbDcIsEnabled)

Determines if DC is enabled and used.

#### **Parameters**

- dwInstanceID [in] Instance ID (Multiple EtherCAT Network Support)
- pbDcIsEnabled [out] EC\_TRUE if DC is enabled

### Returns

EC\_E\_NOERROR or error code

### 1.4.3 emGetBusTime

static EC T DWORD ecatGetBusTime (EC T UINT64 \*pqwBusTime)

 $EC\_T\_DWORD \; \textbf{emGetBusTime} \; (EC\_T\_DWORD \; dwInstanceID, \; EC\_T\_UINT64 \; *pqwBusTime) \\$ 

This function returns the actual bus time in nanoseconds.

### **Parameters**

- dwInstanceID [in] Instance ID (Multiple EtherCAT Network Support)
- pqwBusTime [out] Bus time [ns]

### Returns

EC\_E\_NOERROR or error code

# 1.4.4 emDcContDelayCompEnable

static EC\_T\_DWORD ecatDcContDelayCompEnable (EC\_T\_VOID)

 $EC_T_DWORD$  emDcContDelayCompEnable ( $EC_T_DWORD$  dwInstanceID)

Enable the continuous propagation delay compensation.

Calling this function generate a propagation delay measurement every 30s. The result of the measurement is used to correct the propagation delay values on the bus.

### **Parameters**

dwInstanceID - [in] Instance ID (Multiple EtherCAT Network Support)

### Returns

EC E NOERROR or error code

# 1.4.5 emDcContDelayCompDisable

static EC\_T\_DWORD ecatDcContDelayCompDisable (EC\_T\_VOID)

EC\_T\_DWORD emDcContDelayCompDisable (EC\_T\_DWORD dwInstanceID)

Disable the continuous propagation delay compensation.

### **Parameters**

dwInstanceID - [in] Instance ID (Multiple EtherCAT Network Support)

### **Returns**

EC\_E\_NOERROR or error code



# 1.4.6 emIoControl - EC\_IOCTL\_DC\_SLV\_SYNC\_STATUS\_GET

Get the last generated emNotify - EC\_NOTIFY\_DC\_SLV\_SYNC notification.

 $emIoControl - EC\_IOCTL\_DC\_SLV\_SYNC\_STATUS\_GET$ 

### **Parameter**

- pbyInBuf: [in] Should be set to EC\_NULL
- dwInBufSize: [in] Should be set to 0
- pbyOutBuf: [out] Pointer to EC\_T\_DC\_SYNC\_NTFY\_DESC data type
- dwOutBufSize: [in] Size of the output buffer in bytes
- pdwNumOutData: [out] Pointer to EC\_T\_DWORD. Amount of bytes written to the output buffer pbyOutBuf

### Return

EC\_E\_NOERROR or error code

### See also:

emNotify - EC\_NOTIFY\_DC\_SLV\_SYNC describes EC\_T\_DC\_SYNC\_NTFY\_DESC

# 1.4.7 emloControl - EC\_IOCTL\_DC\_SETSYNCSTARTOFFSET

Set the safety offset applied to the "set DC start time" InitCmd during the PS transition.

### $emIoControl - EC\_IOCTL\_DC\_SETSYNCSTARTOFFSET$

### Parameter

- pbyInBuf: [in] pointer to EC\_T\_DWORD. Offset value [ns].
- dwInBufSize: [in] Size of the input buffer provided at pbyInBuf in bytes.
- pbyOutBuf: [out] Should be set to EC\_NULL
- dwOutBufSize: [in] Should be set to 0
- pdwNumOutData: [out] Should be set to EC\_NULL

### Return

EC E NOERROR or error code

Default: 5000000ns

# 1.4.8 emloControl - EC\_IOCTL\_DC\_FIRST\_DC\_SLV\_AS\_REF\_CLOCK

Enable or disable the usage of the first DC slave on bus overriding the configured reference clock.

 $emIoControl - EC\_IOCTL\_DC\_FIRST\_DC\_SLV\_AS\_REF\_CLOCK$ 

### **Parameter**

- pbyInBuf: [in] pointer to EC\_T\_BOOL. EC\_FALSE: disable, EC\_TRUE: enable.
- dwInBufSize: [in] Size of the input buffer provided at pbyInBuf in bytes.
- pbyOutBuf: [out] Should be set to EC\_NULL



- ${\tt dwOutBufSize:}$  [in] Should be set to 0
- pdwNumOutData: [out] Should be set to EC\_NULL

### Return

EC E NOERROR or error code

# 1.4.9 emFindInpVarByName - "Inputs.BusTime"

The DC system time (written to ESC register 0x0910) is part of the process data with name "Inputs.BusTime".

### See also:

emFindInpVarByName () in the EC-Master Class B documentation

# 1.4.10 emloControl - EC\_IOCTL\_DC\_ENABLE\_ALL\_DC\_SLV

Enable or disable the usage of DC at all supporting slaves on bus overriding the configured settings. Perhaps *emIo-Control - EC\_IOCTL\_DC\_FIRST\_DC\_SLV\_AS\_REF\_CLOCK* is necessary to set the reference clock at an allowed position.

emIoControl - EC\_IOCTL\_DC\_ENABLE\_ALL\_DC\_SLV

### **Parameter**

- pbyInBuf: [in] pointer to EC\_T\_BOOL. EC\_FALSE: disable, EC\_TRUE: enable.
- dwInBufSize: [in] Size of the input buffer provided at pbyInBuf in bytes.
- pbyOutBuf: [out] Should be set to EC\_NULL
- dwOutBufSize: [in] Should be set to 0
- pdwNumOutData: [out] Should be set to EC\_NULL

### Return

EC\_E\_NOERROR or error code

# 1.4.11 emNotify - EC\_NOTIFY\_REFCLOCK\_PRESENCE

Distributed clocks reference clock presence notification. It will be received before *emNotify* - *EC\_NOTIFY\_DC\_SLV\_SYNC* as soon as reference clock was found on bus or removed from bus.

This notification is disabled by default.

### emNotify - EC\_NOTIFY\_REFCLOCK\_PRESENCE

### Parameter



- pbyInBuf: [in] pointer to notification descriptor EC\_T\_REFCLOCK\_PRESENCE\_NTFY\_DESC
- dwInBufSize: [in] sizeof(EC\_T\_REFCLOCK\_PRESENCE\_NTFY\_DESC)
- pbyOutBuf: [out] Should be set to EC\_NULL
- dwOutBufSize: [in] Should be set to 0
- pdwNumOutData: [out] Should be set to EC\_NULL

### struct EC\_T\_REFCLOCK\_PRESENCE\_NTFY\_DESC

### **Public Members**

EC\_T\_BOOL bPresent

[in] Reference clock present

EC\_T\_SLAVE\_PROP SlaveProp

[in] Slave properties

### See also:

emIoControl - EC\_IOCTL\_SET\_NOTIFICATION\_ENABLED in the EC-Master Class B documentation for how to control the activation

# 1.4.12 emNotify - EC NOTIFY DC STATUS

Distributed clocks status notification. It will be received after *emNotify - EC\_NOTIFY\_DC\_SLV\_SYNC* as soon as DC is initialized or topology change was done. After topology was changed it may be received without *emNotify - EC\_NOTIFY\_DC\_SLV\_SYNC* if slaves did not get out of sync.

If EC\_E\_NOERROR is returned and window monitoring is enabled, all slaves are in SYNC

### emNotify - EC\_NOTIFY\_DC\_STATUS

### **Parameter**

- pbyInBuf: [in] Pointer to EC\_T\_DWORD (EC\_E\_NOERROR on success, Error code otherwise)
- dwInBufSize: [in] sizeof(EC\_T\_DWORD)
- pbyOutBuf: [out] Should be set to EC\_NULL
- dwOutBufSize: [in] Should be set to 0
- pdwNumOutData: [out] Should be set to EC\_NULL

### See also:

emIoControl - EC\_IOCTL\_SET\_NOTIFICATION\_ENABLED in the EC-Master Class B documentation for how to control the deactivation



# 1.4.13 emNotify - EC\_NOTIFY\_DC\_SLV\_SYNC

DC slave synchronization notification. Every time the slaves are coming in sync or getting out of sync the clients will be notified here. The notification is raised in any case if any DC slaves are configured. Slaves can only be out of sync if *Sync Window Monitoring* is enabled otherwise they are considered in sync

This notification is enabled by default.

### emNotify - EC\_NOTIFY\_DC\_SLV\_SYNC

### **Parameter**

- pbyInBuf: [in] pointer to notification descriptor EC\_T\_DC\_SYNC\_NTFY\_DESC
- dwInBufSize: [in] sizeof(EC\_T\_DC\_SYNC\_NTFY\_DESC)
- pbyOutBuf: [out] Should be set to EC\_NULL
- dwOutBufSize: [in] Should be set to 0
- pdwNumOutData: [out] Should be set to EC\_NULL

### struct EC\_T\_DC\_SYNC\_NTFY\_DESC

### **Public Members**

### EC T DWORD IsInSync

[in] EC\_TRUE : Wire or'ed deviation value meets limit requirements. EC\_FALSE: Wire or'ed deviation value does not meet limit requirements. The limit is set by ecatDcConfigure()

### EC T DWORD IsNegative

[in] EC\_TRUE : deviation value is negative EC\_FALSE: deviation value is positive

### $EC\_T\_DWORD$ dwDeviation

[in] Wire or'ed deviation value [ns] in case of in sync

### EC\_T\_SLAVE\_PROP SlaveProp

[in] Slave properties in case of out of sync

### See also:


- emDcConfigure()
- emIoControl EC\_IOCTL\_SET\_NOTIFICATION\_ENABLED in the EC-Master Class B documentation for how to control the deactivation



# 2 Master synchronization (DCM)

In applications like motion control it is necessary that process data update and the slave SYNC pulses are correlated in timely behavior, because otherwise the SYNC Interrupt (on slave) used to apply new process data to the application would use new data on some slaves and old data on some other in case the current cyclic datagram (which updates process data) is on the flow during the SYNC Interrupt is raised on all slaves at the same time.

The Distributed Clocks Master Synchronization (DCM) provides a controller mechanism to synchronize the process data update and the SYNC pulse in slaves.



The DC Master synchronization (DCM) in BusShift mode adjusts the bus time register of the DC reference clock. All the DC slaves converge to this time. This mode is useful to synchronize multiple EtherCAT busses or if adjustment of Master timer is not possible.

### Features:

- · PI drift controller
- Automatic timer adjustment error determination (I controller)

# 2.1 Technical overview

### 2.1.1 DCM Modes

The following DCM Modes are available:

Name	Purpose		
BusShift	Synchronize slaves to master timer (Default)		
MasterShift	Synchronize master timer to slave. Feasibility depending on target HW and SW.		
LinkLayer-	Bus Shift using Link Layer clock. Special HW needed.		
RefClock			
MasterRef-	Bus Shift excluding reference clock controlling. Lowers CPU usages, but very high timer accu-		
Clock	racy needed.		
DCX	Synchronization of two or more EtherCAT segments by a a bridge device. Only available with		
	Feature Pack External Synchronization.		



### See also:

emDcmConfigure()

# 2.1.2 Sync signal activation

The sync signals are activated during transition PREOP - SAFEOP according to Init Command (Ado 0x0980, 0x0990, 0x09A0, 0x09A8).

# 2.1.3 DCM in sync

DCM in sync means that the synchronization between the send time of the cyclic frames and the system time of the reference clock was successful.

The master awaits that DCM is in sync in Master state transition PREOP->SAFEOP. Therefore the master state transition may timeout if DCM does not get in sync. Due to the Master's DC implementation, DCM may get in sync in transition INIT->PREOP.

In sync is assumed if there is no error reported from the DCM controller within the settle time or if there is no DC slave connected.

# 2.1.4 Controller adjustment

To adjust the controller parameters the diagnostic values in file dcmlog0.0.csv can be used. The generation of logging information can be enabled setting bLogEnabled to  $EC\_TRUE$  with the function emDcmConfigure()

Controller log file description:

Column name	Description			
Time[ms]	Controller execution timestamp			
SyncSetVal [ns]	Controller set value (distance between frame send time and SYNC0)			
BusTime [ns]	System Time			
BusTimeOff	System Time modulo Sync Cycle Time			
CtlAdj [ns]	Controller adjust value			
CtlErr [ns]	Controller error (EC_T_DCM_SYNC_NTFY_DESC.nCtlErrorNsecCur)			
CtlErrFilt	Filtered controller error			
Drift [ppm]	Drift between local clock and DC reference clock			
CtlErr [1/10 pmil]				
CtlOutSum				
CtlOutTot				
DCStartTime	DC start time send to the slaves to activate their SYNC signals			
DCMErrorCode	Current error code of the DCM controller (same value as returned by emDcmGet-			
	Status)			
DCMInSync	Current InSync state of the DCM controller			
DCInSync	Current InSync state of the DC slaves			
SystemTimeDifference [ns]	Current system time difference of the DC slave if monitoring is enabled			

Log file analyze: To understand how the controller values correlates the following table can helps.

Controller error	Drift	Reference-Clock	Output
Positive	Must decrease	Must run faster	Double cycle time
Negative	Must increase	Must run slower	Half cycle time

The DCM Controller reacts if the controller error is positive or negative. E.g. on a positive controller error (CtlErr) the drift is too high and has to be decreased. Therefore the controller will speed up the reference clock.



In some case the drift is too high (EcMasterDemoDc shows error messages) and cannot be balanced by the controller. This holds if the drift is higher than about 400ppm.

Diagram 1: Bus offset in nanoseconds




Diagram 2: Drift in ppm (part per million)




Diagram 3: Controller error in nanoseconds







Diagram 4: Controller error in steady state in nanoseconds



# Troubleshooting:

DCM BusShift needs a very deterministic and accurate time base.

The following statements have to be true:

- The timer input frequency must be determined with an accuracy greater than 600 ppm (333333 Hz vs 333000 Hz. E.g. at 1 ms, the cycle time must be between 999.400  $\mu$ s and 1000.600  $\mu$ s)
- The timer frequency must never change after the application start



On a PC platform the following settings have to be disabled in the BIOS. Be sure that these settings are really applied.

- · System management interrupt
- · Legacy USB support
- Intel C-STATE tech
- Intel Speedstep tech
- · Spread Spectrum

### 2.1.5 DCM Master Shift mode

In this mode, the local time base will be adjusted to synchronize it with the network "bus time". The following function pointers have to be implemented to enable the adjustment:

```
EC_T_OS_PARMS::pfHwTimerGetInputFrequency
EC_T_OS_PARMS::pfHwTimerModifyInitialCount
```

The master shift must not be enabled in the ENI file because it doesn't need any cyclic command. This mode can be activate using <code>emDcmConfigure()</code>

### 2.1.6 DCM Master Ref Clock mode

The DCM Master Ref Clock mode is similar to the bus shift mode, without its control loop. This reduces the CPU load and makes it a good alternative for low performance CPU. Because of the missing control loop, the reaction time on disturbance is longer and the cycle must be very accurate.

The bus shift time must be enabled in the ENI file because it use the same cyclic command to synchronize the EtherCAT network with master system This mode can be activate using <code>emDcmConfigure()</code>

# 2.1.7 DCM Linklayer Ref Clock mode

In this mode the link layer should provide the time base for the cyclic frames. EC\_LINKIOCTL\_GETTIME will be called during the DC initialization to initialize the DC related registers of the DC slaves and during the slave transition PREOP to SAFEOP to start the DC SYNC signals if needed.

EC\_LINKIOCTL\_GETTIME should return the current 64 bits value in nanosecond of a time counter running continuously.

During the call to EcLinkSendFrame, the link layer should insert the send time of the frame following the instruction given by  $EC_T_LINK_FRAMEDESC::wTimestampOffset$  and  $EC_T_LINK_FRAMEDESC::wTimestampSize$  of the parameter pLinkFrameDesc. A value of 0 means that no time stamp should be inserted.


# 2.2 Configuration with ET9000

Since version 2.11.0 of the EtherCAT Configurator from Beckhoff explicitly setup whether the DC time shall be controlled by the EtherCAT master or not.


To create a DCM capable configuration, please accomplish the following steps.

- 1. Scan the EtherCAT Bus
- 2. Select the EtherCAT device and press the button "Advanced Settings..."





3. In the open dialog please select "Distributed Clocks" on the left column. Then de-select "Automatic DC Mode Selection" and select the option "DC Time controlled by TwinCAT Time (Slave Mode)".





4. Now the DC time can be controlled by the EtherCAT master. Don't forget to enable DC for the slaves.

**Note:** Don't forget to enable DC for the slaves.

# 2.3 Programmer's Guide

# 2.3.1 emDcmConfigure

```
static EC_T_DWORD ecatDcmConfigure (
    struct _EC_T_DCM_CONFIG *pDcmConfig,
    EC_T_DWORD dwInSyncTimeout
)

EC_T_DWORD emDcmConfigure (
    EC_T_DWORD dwInstanceID,
    EC_T_DCM_CONFIG *pDcmConfig,
    EC_T_DWORD dwInSyncTimeout
)

Configure DC master synchronization.
```

### **Parameters**

- dwInstanceID [in] Instance ID (Multiple EtherCAT Network Support)
- **pDcmConfig** [in] Configuration information, a pointer to a structure of type *EC\_T\_DCM\_CONFIG*.
- dwInSyncTimeout [in] Currently not implemented.

### Returns

EC\_E\_NOERROR or error code

```
struct EC_T_DCM_CONFIG
```

### **Public Members**

```
EC_T_DCM_CONFIG_BUSSHIFT BusShift

[in] BusShift configuration. Valid if eMode is set to eDcmMode_BusShift

EC_T_DCM_CONFIG_MASTERSHIFT MasterShift

[in] MasterShift configuration. Valid if eMode is set to eDcmMode_MasterShift

EC_T_DCM_CONFIG_LINKLAYERREFCLOCK LinkLayerRefClock

[in] LinkLayerRefClock configuration. Valid if eMode is set to eDcmMode_LinkLayerRefClock

EC_T_DCM_CONFIG_MASTERREFCLOCK MasterRefClock

[in] MasterRefClock configuration. Valid if eMode is set to eDcmMode_MasterRefClock
```

# EC\_T\_DCM\_CONFIG\_DCX Dcx

[in] DCX configuration. Valid if eMode is set to eDcmMode\_Dcx



### enum EC\_T\_DCM\_MODE

Values:

### enumerator eDcmMode\_Off

DCM disabled

### enumerator eDcmMode BusShift

DCM BusShift mode

### enumerator eDcmMode\_MasterShift

DCM MasterShift mode

### enumerator eDcmMode\_LinkLayerRefClock

DCM LinkLayer Ref Clock mode

### enumerator eDcmMode\_MasterRefClock

DCM Master Ref Clock mode

### enumerator eDcmMode\_Dcx

DCM DCX External synchronization mode

### enumerator eDcmMode\_MasterShiftByApp

DCM MasterShift controlled by application mode

enumerator eDcmMode\_BCppDummy

struct EC\_T\_DCM\_CONFIG\_BUSSHIFT

### **Public Members**

### EC\_T\_INT nCtlSetVal

[in] Controller set value [ns]. This is the time distance between the cyclic frame send time and the DC base on bus (SYNC0 if shift is zero).

### EC\_T\_INT nCtlGain

[in] Proportional gain in ppt (part per thousand). Default is value 2. A value of 0 let the current setting unmodified.

### EC T INT nCtlDriftErrorGain

[in] Multiplier for drift error. Default value is 3. A value of 0 let the current setting unmodified

### EC\_T\_INT nMaxValidVal

[in] Error inputs above this value are considered invalid. If error input prediction is valid then the difference between the error input and the expected value is taken. Default value is 3000. A value of 0 let the current setting unmodified

# $EC\_T\_BOOL$ **bLogEnabled**

[in] If set to EC\_TRUE, logging information are generated and can be get calling emDcmGetLog

### EC\_T\_DWORD dwInSyncLimit

[in] Limit [ns] for InSync monitoring. Default value is 4000. A value of 0 let the current setting unmodified



### $EC_T_DWORD$ dwInSyncSettleTime

[in] Settle time [ms] for InSync monitoring. Default value is 1500. A value of 0 let the current setting unmodified

### EC\_T\_BOOL bctloff

[in] If set to EC\_TRUE, control loop is disabled. Combined with bLogEnabled, it makes possible to analyze the natural drift between the stack cycle and the reference clock

### $EC_TBOOL$ bUseDcLoopCtlStdValues

[in] If set to EC\_TRUE, the values of ESC DC time loop control register 0x930 and 0x934 are not changed by master. This could increase the time it takes to get the InSync. Use only if there are a problems with the reference clock to get InSync

### EC\_T\_DWORD dwInSyncStartDelayCycle

[in] Delay time [ms] before InSync monitoring start

### struct EC\_T\_DCM\_CONFIG\_MASTERSHIFT

### **Public Members**

### EC\_T\_INT nCtlSetVal

[in] Controller set value [ns]. This is the time distance between the cyclic frame send time and the DC base on bus (SYNC0 if shift is zero)

### EC T INT nCtlGain

[in] Proportional gain in ppt (part per thousand). Default is value 2. A value of 0 let the current setting unmodified

### EC T INT nCtlDriftErrorGain

[in] Multiplier for drift error. Default value is 3. A value of 0 let the current setting unmodified

### EC\_T\_INT nMaxValidVal

[in] Error inputs above this value are considered invalid. If error input prediction is valid then the difference between the error input and the expected value is taken. Default value is 3000. A value of 0 let the current setting unmodified

### $EC_TBOOL$ **bLogEnabled**

[in] If set to EC\_TRUE, logging information are generated and can be get calling emDcmGetLog

### EC\_T\_DWORD dwInSyncLimit

[in] Limit [ns] for InSync monitoring. Default value is 4000. A value of 0 let the current setting unmodified

# $EC\_T\_DWORD \; \textbf{dwInSyncSettleTime}$

[in] Settle time [ms] for InSync monitoring. Default value is 1500. A value of 0 let the current setting unmodified

# $EC\_T\_BOOL\,\textbf{bCtlOff}$

[in] If set to EC\_TRUE, control loop is disabled. Combined with bLogEnabled, it makes possible to analyze the natural drift between the stack cycle and the reference clock. Also it provides reading of current adjustment value using emDcmGetAdjust function

# $EC\_T\_DWORD~\textbf{dwInSyncStartDelayCycle}$

[in] Delay time [ms] before InSync monitoring start



### EC\_T\_DC\_STARTTIME\_CB\_DESC DcStartTimeCallbackDesc

[in] If not null, DC start time calculated by application, otherwise by master. See also *EC\_T\_DC\_STARTTIME\_CB\_DESC*. Shift value configured in ENI will still be applied

### struct EC\_T\_DCM\_CONFIG\_LINKLAYERREFCLOCK

### **Public Members**

### EC T INT nCtlSetVal

[in] Controller set value [ns]. This is the time distance between the cyclic frame send time and the DC base on bus (SYNC0 if shift is zero)

### $EC_TBOOL$ **bLogEnabled**

[in] If set to EC\_TRUE, logging information are generated and can be get calling emDcmGetLog

### $EC\_T\_DC\_STARTTIME\_CB\_DESC$ DcStartTimeCallbackDesc

[in] If not null, DC start time calculated by application, otherwise by master. See also *EC\_T\_DC\_STARTTIME\_CB\_DESC*. Shift value configured in ENI will still be applied.

### struct EC\_T\_DCM\_CONFIG\_MASTERREFCLOCK

### **Public Members**

### EC\_T\_INT nCtlSetVal

[in] Controller set value [ns]. This is the time distance between the cyclic frame send time and the DC base on bus (SYNC0 if shift is zero)

### EC\_T\_BOOL bLogEnabled

[in] If set to EC\_TRUE, logging information are generated and can be get calling emDcmGetLog

### EC T DWORD dwInSyncLimit

[in] Limit [ns] for InSync monitoring. Default value is 4000. A value of 0 let the current setting unmodified

### EC\_T\_DWORD dwInSyncSettleTime

[in] Settle time [ms] for InSync monitoring. Default value is 1500. A value of 0 let the current setting unmodified

### EC\_T\_DWORD dwInSyncStartDelayCycle

[in] Delay time [ms] before InSync monitoring start

### struct EC\_T\_DCM\_CONFIG\_DCX

Contains the configuration information for the DCX external synchronization mode.

# See also:

Feature Pack "External Synchronization" for further details.

### struct EC\_T\_DC\_STARTTIME\_CB\_DESC



#### **Public Members**

### EC\_T\_VOID \*pvContext

[in] Context pointer. It is used as parameter when the callback function is called

### EC\_PF\_DC\_STARTTIME\_CB pfnCallback

[in] Dc start time callback function pointer. If not null, DC start time calculated by application, otherwise by master

```
typedef EC_T_DWORD (*EC_PF_DC_STARTTIME_CB)(EC_T_VOID *pvContext, EC_T_WORD wSlaveFixedAddr, EC_T_UINT64 *pqwDcStartTime)
```

EC-Master requests DC start time for every single slave from a given callback DcStartTimeCallbackDesc with slave station address as input parameter. The slave specific DC start time value will be passed directly to the slave without modifications by master. This means no other values like nCtlSetVal will be added. Shift value configured in ENI will still be applied.

### **Parameters**

- pvContext [in] Context pointer. It is used as parameter when the callback function is called
- wSlaveFixedAddr [in] Slave fixed address.
- pqwDcStartTime [out] DC start time for specific slave.

### Returns

EC\_E\_NOERROR or error code

# 2.3.2 emDcmGetStatus

### **Parameters**

- dwInstanceID [in] Instance ID (Multiple EtherCAT Network Support)
- pdwErrorCode [out] Pointer to current error code of the DCM controller. Possible values are:
  - EC\_E\_NOTREADY DCM control loop is not running
  - EC\_E\_BUSY DCM control loop is running and try to get InSync
  - DCM\_E\_MAX\_CTL\_ERROR\_EXCEED Set if the controller error exceeds the In-SyncLimit



- DCM\_E\_DRIFT\_TO\_HIGH DCM control loop not able to compensate drift. Drift above 600ppm.
- pnDiffCur [out] Pointer to current difference between set value and actual value of controller in nanoseconds.
- pnDiffAvg [out] Pointer to average difference between set value and actual value of controller in nanoseconds
- pnDiffMax [out] Pointer to maximum difference between set value and actual value of controller in nanoseconds

### Returns

- EC\_E\_NOERROR if status retrival was successful
- EC\_E\_NOTSUPPORTED the DC feature is not supported/switched off. EC master stack has to be compiled with DC support see #define INCLUDE\_DC\_SUPPORT
- EC\_NULL does not appear in normal flow, if EC\_NULL is returned we are in a very exceptional case where m\_poDcm == NULL (SW error detection)

### 2.3.3 emDcmResetStatus

```
static EC_T_DWORD ecatDcmResetStatus (EC_T_VOID)
```

```
EC T DWORD emDcmResetStatus (EC T DWORD dwInstanceID)
```

Reset DC master synchronization controller status, average and maximum difference between set value and actual value.

### **Parameters**

dwInstanceID - [in] Instance ID (Multiple EtherCAT Network Support)

### Returns

EC\_E\_NOERROR or error code

### 2.3.4 emDcmGetBusShiftConfigured

```
static EC_T_DWORD ecatDcmGetBusShiftConfigured (EC_T_BOOL *pbBusShiftConfigured)
```

Determines if DCM Bus Shift is configured/possible in configuration (ENI file)

### **Parameters**

- dwInstanceID [in] Instance ID (Multiple EtherCAT Network Support)
- pbBusShiftConfigured [out] EC\_TRUE if DCM bus shift mode is supported by the current configuration

### Returns

EC\_E\_NOERROR or error code



# 2.3.5 emDcmGetLog

static EC\_T\_DWORD ecatDcmGetLog (EC\_T\_CHAR \*\*pszLog)

EC\_T\_DWORD emDcmGetLog (EC\_T\_DWORD dwInstanceID, EC\_T\_CHAR \*\*pszLog)

Get logging information from the DCM controller.

This function returns non-zero pointer only if bLogEnabled was set to EC\_TRUE in EC\_T\_DCM\_CONFIG.

### **Parameters**

- dwInstanceID [in] Instance ID (Multiple EtherCAT Network Support)
- pszLog [out] Pointer to a string containing the current logging information

### Returns

EC\_E\_NOERROR or error code

### See also:

Controller adjustment for content description of pszLog

### 2.3.6 emDcmShowStatus

static EC\_T\_DWORD ecatDcmShowStatus (EC\_T\_VOID)

EC\_T\_DWORD emDcmShowStatus (EC\_T\_DWORD dwInstanceID)

Show DC master synchronization status as DbgMsg (for development purposes only).

#### **Parameters**

dwInstanceID - [in] Instance ID (Multiple EtherCAT Network Support)

### Returns

EC\_E\_NOERROR or error code

# 2.3.7 emDcmGetAdjust

static EC\_T\_DWORD ecatDcmGetAdjust (EC\_T\_INT \*pnAdjustPermil)

EC\_T\_DWORD emDcmGetAdjust (EC\_T\_DWORD dwInstanceID, EC\_T\_INT \*pnAdjustPermil)

Returns the current adjustment value for the timer.

bCtlOff must be set to EC\_TRUE in EC\_T\_DCM\_CONFIG to enable external adjustment.

### **Parameters**

- dwInstanceID [in] Instance ID (Multiple EtherCAT Network Support)
- pnAdjustPermil [out] Current adjustment value of the timer.

### Returns

EC\_E\_NOERROR or error code



# 2.3.8 DCM specific error codes

DCM\_E\_ERROR

0x981201C0: Unspecific DCM Error

DCM\_E\_NOTINITIALIZED

0x981201C1: Not initialized

DCM E MAX CTL ERROR EXCEED

0x981201C2: DCM controller - synchronisation out of limit

DCM\_E\_NOMEMORY

0x981201C3: Not enough memory

DCM\_E\_INVALID\_HWLAYER

0x981201C4: Hardware layer - (BSP) invalid

DCM\_E\_TIMER\_MODIFY\_ERROR

0x981201C5: Hardware layer - error modifying timer

DCM\_E\_TIMER\_NOT\_RUNNING

0x981201C6: Hardware layer - timer not running

DCM\_E\_WRONG\_CPU

0x981201C7: Hardware layer - function called on wrong CPU

DCM\_E\_INVALID\_SYNC\_PERIOD

0x981201C8: Invalid DC sync period length (invalid clock master?)

DCM\_E\_INVALID\_SETVAL

0x981201C9: DCM controller SetVal to small

DCM\_E\_DRIFT\_TO\_HIGH

0x981201CA: DCM controller - Drift between local timer and ref clock to high

DCM\_E\_BUS\_CYCLE\_WRONG

0x981201CB: DCM controller - Bus cycle time (dwBusCycleTimeUsec) doesn't match real cycle

DCX\_E\_NO\_EXT\_CLOCK

0x981201CC: DCX controller - No external synchronization clock found

DCM\_E\_INVALID\_DATA

0x981201CD: DCM controller - Invalid data

### 2.3.9 Notifications

At startup the master raises the notifications <code>emNotify - EC\_NOTIFY\_DC\_SLV\_SYNC</code>, <code>emNotify - EC\_NOTIFY\_DC\_STATUS</code> and <code>emNotify - EC\_NOTIFY\_DCM\_SYNC</code> at master state transition from INIT to PREOP.

The order is typically as follows ( emNotify - EC\_NOTIFY\_DCM\_SYNC may be before or after reaching PREOP):

EC\_NOTIFY\_STATECHANGED(INIT)[...]

EC\_NOTIFY\_DC\_SLV\_SYNC [...]



EC\_NOTIFY\_DC\_STATUS [...]

[EC\_NOTIFY\_DCM\_SYNC] [...]

EC\_NOTIFY\_STATECHANGED(PREOP) [...]

 $[EC\_NOTIFY\_DCM\_SYNC]\ [\ldots]$ 

EC\_NOTIFY\_STATECHANGED(SAFEOP) [...]

EC\_NOTIFY\_STATECHANGED(OP) [...]

# 2.3.10 emNotify - EC\_NOTIFY\_DCM\_SYNC

DCM InSync notification.

This notification is enabled by default.

### emNotify - EC\_NOTIFY\_DCM\_SYNC

### **Parameter**

- pbyInBuf: [in] pointer to notification descriptor EC\_T\_DCM\_SYNC\_NTFY\_DESC
- dwInBufSize: [in] sizeof(EC\_T\_DCM\_SYNC\_NTFY\_DESC).
- pbyOutBuf: [out] Should be set to EC\_NULL
- dwOutBufSize: [in] Should be set to 0
- pdwNumOutData: [out] Should be set to EC\_NULL

# struct EC\_T\_DCM\_SYNC\_NTFY\_DESC

### **Public Members**

### EC\_T\_DWORD IsInSync

[in] EC\_TRUE as long as time of master and reference clock are in sync. False if the InSyncLimit from the bus shift configuration is exceeded

### $EC\_T\_INT$ nCtlErrorNsecCur

[in] Current difference [ns] between set value and actual value of controller

### EC\_T\_INT nCtlErrorNsecAvg

[in] Average difference [ns] between set value and actual value of controller

### $EC\_T\_INT$ nCtlErrorNsecMax

[in] Maximum difference [ns] between set value and actual value of controller

### See also:

emIoControl - EC\_IOCTL\_SET\_NOTIFICATION\_ENABLED in the EC-Master Class B documentation for how controls the deactivation



# 2.4 Example codes

A master application which includes DCM API needs to call following steps:

### **Main Thread:**

Master initialization and controller configuration, main loop, shutdown.

```
#include <AtEthercat.h>
/* initialize the master */
dwRes = emInitMaster(&oInitParms);
/* configure the master */
dwRes = emConfigureMaster(eCnfType_Filename, (EC_T_PBYTE)szCfgFile,_
→OsStrlen(szCfgFile));
/* register client */
dwRes = emRegisterClient(emNotifyCallback, pNotification, &oRegisterResults);
/* configure DCM bus shift */
OsMemset(&oDcmConfigure, 0, sizeof(EC_T_DCM_CONFIG_BUSSHIFT));
oDcmConfigure.nCtlSetVal = DCM_CONTROLLER_SETVAL_NANOSEC;
oDcmConfigure.bLogEnabled = EC_FALSE;
dwRes = emDcmConfigure(&oDcmConfigure, 0);
/* set master and bus state to OP */
dwRes = emSetMasterState(dwStartTimeout+dwScanBustimeout, eemState_OP);
/* application loop */
while (bRun)
    dwRes = emDcmGetStatus(&dwStatus, &nDiffCur, &nDiffAvg, &nDiffMax);
/* stop master operation */
dwTmpRes = emStop(dwStartTimeout);
```

### Cyclic (Job) Thread:

Master jobs and dcm logging.



For closer details find a DCM example in project "EcMasterDemoDc" in the folder "Examples".