Using Sail Specifications in Isabelle/HOL

December 2, 2022

Contents

1	Get	ing Started	1
2	An	Example of a Sail Specification in Isabelle/HOL	2
3	Sail	Library	4
	3.1	Basic types	(
	3.2	Bitvectors	7
	3.3	Monads	-
		3.3.1 State Monad	8
		3.3.2 Free Monad	(
4	Exa	mple Proof	12

1 Getting Started

This manual describes how to use Sail specifications for reasoning in Isabelle/HOL. For instructions on how to set up the Sail tool and its dependencies, see INSTALL.md. As an additional setup step for Isabelle generation, it is useful to build an Isabelle heap image of the Sail library. This will allow you to start Isabelle with the Sail library pre-loaded using the -1 Sail option. For this purpose, run make heap-img in the lib/isabelle subdirectory of Sail and follow the instructions.

In order to generate theorem prover definitions, Sail specifications are first translated to Lem, which then generates definitions for Isabelle/HOL. Lem can also generate HOL4 definitions, though we have not yet tested that extensively for our ISA specifications. To produce Coq definitions, we envisage implementing a direct Sail-to-Coq backend, to preserve the Sail dependent types (it's possible that the Lem-to-Coq backend, which in general does not produce good Coq definitions, would actually produce usable Coq definitions for a monomorphised ISA specification, but we have not tested that).

In this manual we will be using the RISC-V "duopod", a small fragment of the RISC-V specification, as a running example. It is available in the sail-riscv repository at https://github.com/riscv/sail-riscv. The Isabelle definitions of this specification fragment can be built by running make riscv_duopod. This translates the Sail source code first into Lem definitions, and then into Sail, as follows:

First, the translation to Lem is activated by passing the -lem command line flag to Sail, for example like in the following command:

```
sail -lem -o riscv_duopod -lem_mwords -lem_lib Riscv_extras
prelude.sail riscv_duopod.sail
```

This uses the following options:

- -lem activates the generation of Lem definitions.
- -o riscv_duopod specifies the prefix for the output filenames. This invocation of Sail will generate the files
 - riscv_duopod_types.lem, containing the definitions of the types used in the specification,
 - riscv_duopod.lem, containing the main definitions, e.g. of the instructions, and
 - Riscv_duopod_lemmas.thy containing generated helper lemmas,
 (currently) mainly simplification rules for lifting register reads
 and writes from the free monad to the state monad supported by
 Sail (cf. Section 3.3).
- -lem_mwords specifies that the generated definitions should use the
 machine word representation of bitvectors (cf. Section 3.2). This
 works out-of-the-box for the RISC-V specification, but might require
 monomorphisation (e.g. using the -auto_mono command line flag) for
 specifications that have functions that are polymorphic in bitvector
 lengths.
- -lem_lib Riscv_extras specifies an additional Lem library to be imported. It contains Lem implementations for some wrappers and primitive functions that are declared as external functions in the Sail source code, such as wrappers for reading and writing memory.

Then, Isabelle definitions can then be generated by passing the -isa flag to Lem. In order for Lem to find the Sail library, the subdirectories src/gen_lib and src/lem_interp of Sail will have to be added to Lem's include path using the -lib option. In the following example, these directories are also associated with the session name Sail, so that Lem generates import statements with session-qualified theory names such as Sail. Hoare.

```
lem -isa -outdir . -lib Sail=../src/lem_interp -lib Sail=../src/gen_lib
riscv_extras.lem riscv_duopod_types.lem riscv_duopod.lem
```

For further examples, see the Makefiles of the other Sail specifications included in the Sail distribution or in separate repositories, e.g. https://github.com/riscv/sail-riscv or https://github.com/rems-project/sail-arm.

2 An Example of a Sail Specification in Isabelle/HOL

A Sail specification typically comprises a *decode* function specifying a mapping from raw instruction opcodes to a more abstract representation, an *execute* function specifying the behaviour of instructions, further auxiliary functions and datatypes, and register declarations.

For example, in the RISC-V duopod, there are two instructions: a load instruction and an add instruction with one register and one immediate operand. Their abstract syntax is represented using the following datatype:

```
datatype ast = ITYPE \ (12 \ word \times 5 \ word \times 5 \ word \times iop) 
\mid LOAD \ (12 \ word \times 5 \ word \times 5 \ word)
```

Both instructions take an immediate 12-bit argument (used as an offset in the case of the load instruction), and two 5-bit arguments encoding the source and the destination register, respectively. The *ITYPE* instruction takes another argument encoding the type of operation (where only addition is implemented in the "duopod" fragment of RISC-V).

The function $decode :: 32 \ word \Rightarrow ast \ option$ is implemented in the Sail source code using bitvector pattern matching on the opcode. The Lem backend translates this to an if-then-else-cascade that compares the given opcode against one pattern after another:

```
decode opcode =  (if \ subrange\text{-}vec\text{-}dec \ opcode \ 14 \ 12 = 0 \land subrange\text{-}vec\text{-}dec \ opcode \ 6 \ 0 = 19   then \ let \ imm = subrange\text{-}vec\text{-}dec \ opcode \ 31 \ 20;   rs1 = subrange\text{-}vec\text{-}dec \ opcode \ 19 \ 15;   rd = subrange\text{-}vec\text{-}dec \ opcode \ 11 \ 7;   imm = subrange\text{-}vec\text{-}dec \ opcode \ 31 \ 20   in \ Some \ (ITYPE \ (imm, \ rs1, \ rd, \ RISCV\text{-}ADDI))   else \ if \ subrange\text{-}vec\text{-}dec \ opcode \ 14 \ 12 = 3 \land subrange\text{-}vec\text{-}dec \ opcode \ 6 \ 0 = 3   then \ let \ imm = subrange\text{-}vec\text{-}dec \ opcode \ 31 \ 20;   rs1 = subrange\text{-}vec\text{-}dec \ opcode \ 19 \ 15;   rd = subrange\text{-}vec\text{-}dec \ opcode \ 11 \ 7;   imm = subrange\text{-}vec\text{-}dec \ opcode \ 31 \ 20   in \ Some \ (LOAD \ (imm, \ rs1, \ rd))   else \ None)
```

This decode function is pure, although decoding might be effectful in other specifications (e.g., because the decoding depends on the register state). Sail uses its effect system to determine whether a function has side-effects and needs to be be monadic (cf. Section 3.3 for more details about the monads). The *execute* function, for example, is monadic. Its clause for the load instruction of the RISC-V duopod is defined as follows, where \gg is infix syntax for the monadic bind:

```
execute-LOAD imm rs rd = rX rs \gg (\lambda w--0. let addr = add-vec w--0 (EXTS 64 imm) in read-mem0 addr 8 \gg wX rd)
```

The instruction first reads the base address from the source register rs, then adds the offset given in the immediate argument imm, calls the MEMr auxiliary function to read eight bytes starting at the calculated address, and writes the result into the destination register rd.

Note that the *execute* function is special-cased in that Sail attempts to split it up into auxiliary functions (one per AST node) in order to avoid letting it become too large. The main *execute* function dispatches its inputs to the auxiliary functions:

```
execute (ITYPE \ (imm1, rs1, rd1, arg3.0)) = execute-ITYPE \ imm1 \ rs1 \ rd1 \ arg3.0 \ execute \ (LOAD \ (imm, rs, rd)) = execute-LOAD \ imm \ rs \ rd
```

Apart from function and type definitions, Sail source code contains register declarations. A *regstate* record gets generated from these for use in the state monad, e.g.

```
 \begin{array}{lll} \textbf{record} & regstate & = \\ Xs :: ( & 64 & Word.word) & list \\ nextPC :: & 64 & Word.word \\ PC :: & 64 & Word.word \\ \end{array}
```

In the RISC-V specification, the general-purpose register file is declared as one register Xs containing the 32 registers of 64 bits each, which gets mapped to a list of 64-bit words (see Section 3.1 for more information on vectors and lists in general). In addition to the register state record, a reference constant is generated for each register, e.g. PC-ref, which is used when the register is passed to Sail functions as an argument. These constants are records that contain the register name as a string, as well as getter and setter functions. We discuss them in more detail together with the monads in Section 3.3.

3 Sail Library

The overall theory graph of the Sail library is depicted in Figure 1. The library includes mappings of common operations on the basic types (Sec-

tion 3.1), in particular bitvector operations for both the bitlist representation and the machine word representation of bitvectors (Section 3.2). It also includes theories defining the two monads currently supported: a state monad with exceptions and nondeterminism (cf. Section 3.3.1), and a free monad of an effects datatype (Section 3.3.2).

The main definitions have been written in Lem and can therefore also be exported to theorem provers other than Isabelle. The Isabelle-specific parts of the library are contained in the theories named with the suffix _lemmas. They contain mostly simplification rules, but also congruence rules for the bind operations of the monads, for example, which are needed by the function package when processing recursive monadic functions.

3.1 Basic types

The basic Sail types bool, string, list, unit and real are directly mapped to the Isabelle types of the same name.

The numeric types int, nat, atom, and range are treated in Sail as integers with constraints. The latter are not currently translated to Lem or Isabelle, so these types are all mapped to the Isabelle type *int*.

Bits are represented by a type that can also represent undefined bits:

datatype
$$bitU = B0 \mid B1 \mid BU$$

This provides one way to handle undefined cases of partial functions, such as division by zero. In general, the guiding principle in the Sail library is to make partiality of library functions explicit by returning an option type, and to provide wrappers implementing common ways to handle undefined cases. For example, the function *quot-vec* for bitvector division comes in the following variants:

- quot-vec-maybe returns an option type, with quot-vec-maybe w $\theta = None$.
- quot-vec-fail is monadic and either returns the result or raises an exception.
- quot-vec-nondet is monadic and uses the *Undefined* effect in the exception case to fill the result with bits chosen nondeterministically.
- quot-vec is pure and returns an arbitrary (but fixed) value in the exception case, currently defined as follows: For the bitlist representation of bitvectors, quot-vec w θ returns a list filled with BU, while for the machine word representation, the function gets mapped to Isabelle's division operation on machine words, which defines w div $\theta = \theta$.




Figure 1: Session graph of the Sail library

Which variant is to be used for a given specification can be chosen by using the corresponding binding for the Lem backend in the Sail source (typically in prelude.sail).

Vectors in Sail are mapped to lists in Isabelle, except for bitvectors, which are special-cased. Both increasing and decreasing indexing order are supported by having two versions for each operation that involves indexing, such as update-list-inc and update-list-dec, or subrange-list-inc and subrange-list-dec. These operations are defined in the theory Sail.Sail2-values, while Sail.Sail2-values-lemmas provides simplification rules such as

```
access-list-inc xs \ i = xs \ ! \ nat \ i
0 \le i \Longrightarrow access-list-dec \ xs \ i = xs \ ! \ (length \ xs - nat \ (i + 1))
```

Note that, while Sail allows functions that are polymorphic in the indexing order, this kind of polymorphism is not currently supported by the translation to Lem. It is not needed by the currently existing specifications, however, since the indexing order is always fixed.

3.2 Bitvectors

The Lem backend of Sail supports two representations of bitvectors: bit lists and machine words. The former is less convenient for proofs, because it typically leads to many proof obligations about bitvector lengths. These are avoided with machine words, where length information is contained in the types, e.g. 64 word. However, Isabelle/HOL does not support dependent types, which makes bitvector length polymorphism problematic. Sail includes an analysis and rewriting pass for monomorphising bitvector lengths, splitting up length-polymorphic functions into multiple clauses with concrete bitvector lengths. This is not enabled by default, however, so Sail generates Lem definitions using bit lists unless the <code>-lem_mwords</code> command line flag is used.

The theory Sail.Sail2-values defines a (Lem) typeclass Bitvector, which provides an interface to some basic bitvector operations and has instantiations for both bit lists and machine words. It is mainly intended for internal use in the Sail library, to implement library functions supporting either one of the bitvector representations. For use in Sail specifications, wrappers are defined in the theories Sail_operators_bitlists and Sail_operators_mwords, respectively. An import of the right theory is automatically added to the generated files, depending on which bitvector representation is used. Hence, bitvector operations can be referred to in the Sail source code using uniform names, e.g. add-vec, update-vec-dec, or subrange-vec-inc. The theory Sail.Sail2-operators-mwords-lemmas sets up

¹Lem typeclasses are not very convenient to use in Isabelle, as they get translated to dictionaries that have to be passed to functions using the typeclass.

simplification rules that relate these operations to the native operations in Isabelle, e.g.

```
add\text{-}vec\ l\ r = l + r
and\text{-}vec\ l\ r = l\ AND\ r
[0 \le n;\ nat\ n < LENGTH('a)] \implies access\text{-}vec\text{-}dec\ w\ n = bitU\text{-}of\text{-}bool\ (bit\ w\ (nat\ n))}
```

3.3 Monads

The definitions generated by Sail are designed to support reasoning in both concurrent and sequential settings. For the former, we use a free monad of an effect datatype that provides fine-grained information about the register and memory effects of monadic expressions, suitable for integration with relaxed memory models. For the sequential case, we use a state monad (with exceptions and nondeterminism).

The generated definitions use the free monad, and the sequential case is supported via a lifting to the state monad defined in the theory Sail.Sail2-state. Simplification rules are set up in the theory Sail.Sail2-state-lemmas, allowing seamless reasoning about the generated definitions in terms of the state monad.

3.3.1 State Monad

The state monad supports nondeterminism and exceptions and is defined in a standard way: a monadic expression maps a state to a set of results together with a corresponding successor state. The type ('regs, 'a, 'e) monadS is a synonym for

```
'regs\ sequential\text{-}state \Rightarrow (('a,\ 'e)\ result \times 'regs\ sequential\text{-}state)\ set
```

Here, 'a and 'e are parameters for the return value type and the exception type, respectively. The latter is instantiated in generated definitions with either the type exception, if the Sail source code defines that type, or with unit otherwise. A result of a monadic expression can be either a value, a non-recoverable failure, or an exception thrown (that may be caught using try-catch):

```
datatype 'e ex = Failure (char list) | Throw 'e
datatype ('a, 'e) result = Value 'a | Ex ('e ex)
```

The sequential-state record has the following fields:

• regstate contains the register state.

- memstate stores the memory, represented as a map from (int) addresses to (bit U list) bytes.
- Similarly, *tagstate* field stores a single bit per address, used by some specifications to model tagged memory.

The library defines several combinators and wrappers in addition to the standard monadic bind and return (called (\gg_S) and returnS here, where the suffix S differentiates them from the bind and return functions of the free monad). The functions readS and updateS provide direct access to the state, but there are more specific wrappers for common tasks such as

- read-regS and write-regS for accessing registers (taking a register reference as an argument),
- read-memS for reading memory,
- write-memS and write-memtS to announce and perform a memory write, respectively, and
- *choose-boolS* gets a value from the random bit generator.

Nondeterminism can be introduced using *chooseS* to pick a value from a set, failure by *failS* or *exitS* (with or without failure message, respectively), assertions by *assert-expS* (causing a failure if the assertion fails), and exceptions by *throwS*. The latter can be caught using *try-catchS*, which takes a monadic expression and an exception handler as arguments.

The exception mechanism is also used to implement early returns by throwing and catching return values: A function body with one or more early returns of type 'a (and exception type 'e) is lifted to a monadic expression with exception type 'a + 'e using liftRS, such that an early return of the value a throws $Inl\ a$, and a regular exception e is thrown as $Inr\ e$. The function body is then wrapped in catch-early-returnS to lower it back to the default monad and exception type. These liftings and lowerings are automatically inserted by Sail for functions with early returns.²

Finally, there are the loop combinators foreachS, whileS, and untilS. Loop bodies are required to be of type unit in the Sail source code, but during the translation to Lem they get rewritten into functions that take a tuple with the current values of local mutable variables that they might update as an (additional) argument, and return the updated values. Hence, the type of foreachS, for example, is

²To be precise, Sail's Lem backend uses the corresponding constructs for the free monad, but the state monad version presented here can be obtained using the monad transformation presented in the next section.

```
foreachS :: 'a \ list \Rightarrow 'vars \Rightarrow ('a \Rightarrow 'vars \Rightarrow ('regs, 'vars, 'e) \ monadS) \Rightarrow ('regs, 'vars, 'e) \ monadS
```

Note that there is no general termination proof for while s and untils, so the termination predicates while s-dom or untils-dom have to be proved for concrete instances.

3.3.2 Free Monad

In addition to the state monad, the theory Sail.Sail2-prompt-monad defines a free monad of an effect datatype. A monadic expression either returns a pure value a, denoted $Done\ a$, or it has an effect. The latter can be a failure or an exception, or an effect together with a continuation. For example, Read-reg "PC" k represents a request to read the register PC and continue as k, which is a function that takes the register value as a parameter and returns another monadic expression. Another example is $Choose\ k$, which requests a Boolean value from the execution context, e.g. to resolve an undefined bit to a concrete value. Again, the value is expected to be passed as an argument to the continuation k. The complete set of supported monadic outcomes is captured in the following datatype:

```
datatype ('regval, 'a, 'e) monad = Done 'a
   Read-mem read-kind nat nat (bitU list list \Rightarrow ('regval, 'a, 'e) monad)
   Read-memt read-kind nat nat
     (bitU\ list\ list\ 	imes\ bitU\ \Rightarrow\ ('regval,\ 'a,\ 'e)\ monad)
   Write-ea write-kind nat nat (('regval, 'a, 'e) monad)
   Excl\text{-res }(bool \Rightarrow ('regval, 'a, 'e) monad)
   Write-mem write-kind nat nat (bitU list list)
     (bool \Rightarrow ('regval, 'a, 'e) monad)
   Write-memt write-kind nat nat (bitU list list) bitU
     (bool \Rightarrow ('regval, 'a, 'e) monad)
   Footprint (('regval, 'a, 'e) monad)
   Barrier barrier-kind (('regval, 'a, 'e) monad)
   Read-reg (char list) ('regval \Rightarrow ('regval, 'a, 'e) monad)
   Write-reg (char list) 'regval (('regval, 'a, 'e) monad)
   Choose (char list) ('regval \Rightarrow ('regval, 'a, 'e) monad)
   Print (char list) (('regval, 'a, 'e) monad) | Fail (char list)
   Exception 'e
```

The effects are designed to be usable as an interface to relaxed memory models. For example, *Footprint* tells the memory model that the register footprint of the instruction should be re-calculated. The Boolean parameters of the continuations of the *Write-mem*, *Write-memt*, and *Excl-res* effects allow the memory model to inform the instruction whether a memory write has succeeded (or may succeed).

The same set of combinators and wrappers as for the state monad is defined for this monad. The names are the same, but without the suffix S,

e.g. read-reg, write-mem, choose-bool, throw, try-catch, etc. (with the exception of the loop combinators, which are called foreachM, whileM, and untilM; the names foreach, while, and until are reserved for the pure versions of the loop combinators).

The monad is parametric in the register type used for the register effects. One technical complication is that, in general, this requires a single type that can subsume all the types of registers occurring in a specification. Otherwise, it would not be possible to find a single instantiation of the *monad* type to assign to a function that involves reading or writing multiple registers with different types, for example. To solve this problem, the translation from Sail to Lem generates a union type register-value with constructors for all register base types of the given specification and the built-in type constructors vector, list, and option. In the case of the RISC-V duopod, this is

For example, a value of the (complete) Xs register file (whose Sail type is vector(32, dec, vector(64, dec, bit))) is represented as Regval-vector xs, where xs is a list of words wrapped in Regval-bitvector-64-dec.

Sail also generates conversion functions to and from register-value, e.g.

```
regval-of-bitvector-64-dec :: 64 word \Rightarrow register-value bitvector-64-dec-of-regval :: register-value \Rightarrow 64 word option
```

where the latter is partial. The conversion functions for Regval-vector, Regval-list, and Regval-option are higher-order functions that take the corresponding conversion function for the encapsulated type as a parameter, e.g.

```
regval-of-vector :: ('a \Rightarrow register-value) \Rightarrow 'a list \Rightarrow register-value vector-of-regval :: (register-value \Rightarrow 'a option) \Rightarrow register-value \Rightarrow 'a list option
```

The latter only returns a value if all elements of the vector can be successfully converted from register-value to 'a.

For each register, the matching pair of conversion functions is recorded in its register-ref record, e.g.

```
\begin{array}{l} PC\text{-}ref = \\ (|name| = "PC", read\text{-}from = PC, write\text{-}to = \lambda v. \ PC\text{-}update \ (\lambda\text{-}. \ v), \\ of\text{-}regval = bitvector\text{-}64\text{-}dec\text{-}of\text{-}regval, \\ regval\text{-}of = regval\text{-}of\text{-}bitvector\text{-}64\text{-}dec)) \\ Xs\text{-}ref = \end{array}
```

```
(name = "Xs", read-from = Xs, write-to = \lambda v. Xs-update (\lambda-. v), of-regval = vector-of-regval bitvector-64-dec-of-regval, regval-of = regval-of-vector regval-of-bitvector-64-dec)
```

The read-reg wrapper, for example, takes such a reference as a parameter, generates a Read-reg effect with the register name, and casts the register value received as input via of-regval. If the latter fails because the environment passed a value of the wrong type to the continuation, then read-reg halts with a Failure. The state monad wrappers read-regS and write-regS also take such a register reference as an argument, but use the getters and setters in the read-from and write-to fields to access the register state record:

```
read-regS \ reg = readS \ (\lambda s. \ read-from \ reg \ (regstate \ s))
write-regS \ reg \ v = updateS \ (\lambda s. \ s(regstate \ := \ write-to \ reg \ v \ (regstate \ s)))
```

Sail aims to generate Isabelle definitions that can be used with either the state or the free monad. To achieve this, the definitions are generated using the free monad, and a lifting to the state monad is provided together with simplification rules. These include generic simplification rules (proved in the theory Sail.Sail2-state-lemmas) such as

```
\begin{aligned}
& [\![return\ a]\!]_S = returnS\ a \\
& [\![m]\!]_S = [\![m]\!]_S \gg_S liftS \circ f \\
& [\![try\text{-}catch\ m\ h]\!]_S = try\text{-}catchS\ [\![m]\!]_S\ (liftS \circ h)
\end{aligned}
```

They also include more specific lemmas about register reads and writes: The lifting of these involves a back-and-forth conversion between the type of the register and the *register-value* type at the interface between the monads, which can fail in general. As long as the generated register references are used, however, it is guaranteed to succeed, and this is made explicit in lemmas such as

which are generated (together with their proofs) for each register and placed in a theory with the suffix _lemmas, e.g. Riscv_duopod_lemmas. The aim of these lemmas is to allow a smooth transition from the free to the state monad via simplification, as in the following example.

4 Example Proof

As a toy example for illustration, we prove that the add instruction in the RISC-V duopod actually performs an addition. We consider the sequential case and use the state monad. The theory *Sail.Hoare* defines (a shallow

embedding of) a simple Hoare logic, where $\{P\}$ f $\{Q\}$ denotes a triple of a precondition P, monadic expression f, and postcondition Q. Its validity is defined by

$$\{P\}\ f \{Q\} \equiv \forall s.\ P s \longrightarrow (\forall (r, s') \in f s.\ Q r s')$$

There is also a quadruple variant, with separate postconditions for the regular and the exception case, defined as

```
\{P\} \ f \ \{Q \mid E\} \equiv \{P\} \ f \ \{\lambda v. \ case \ v \ of \ Value \ a \Rightarrow Q \ a \mid Ex \ e \Rightarrow E \ e\}
```

The theory includes standard proof rules for both of these variants, in particular rules giving weakest preconditions of the predefined primitives of the monad, collected under the names PrePost-atomI for atoms such as return and PrePost-compositeI for composites such as (\gg) (or PrePostE-atomI and PrePostE-compositeI, respectively, for the quadruple variant).

The instruction we are considering is defined as

```
execute-ITYPE imm rs1 rd RISCV-ADDI =
rX \ rs1 \gg = (\lambda rs1\text{-}val.
let \ imm\text{-}ext = EXTS \ 64 \ imm \ in \ Let \ (add\text{-}vec \ rs1\text{-}val \ imm\text{-}ext) \ (wX \ rd))
```

We first declare some simplification rules and an abbreviation, for stating the lemma more conveniently: getXs r s reads general-purpose register r in state s, where register 0 is special-cased and hard-wired to the constant 0, as defined in the RISC-V specification.

```
abbreviation getXs \ r \ s \equiv if \ r = 0 \ then \ 0 \ else \ access-list-dec \ (Xs \ (regstate \ s)) \ (uint \ r)
```

```
\label{eq:lemma_extra} \begin{array}{l} \textbf{lemma} \ EXTS\text{-}scast[simp] \colon EXTS \ len \ w = scast \ w \\ \textbf{by} \ (simp \ add \colon EXTS\text{-}def \ sign\text{-}extend\text{-}def) \end{array}
```

```
lemma EXTZ-cast[simp]: EXTZ len w = ucast w by (simp \ add: EXTZ-def \ zero-extend-def)
```

We prove that a postcondition of the instruction is that the destination register holds the sum of the initial value of the source register and the immediate operand (unless the destination register is the constant zero register). Moreover, we require the instruction to succeed, so the postcondition for the exception case is False. In the precondition, we remember the initial value v of the source register for use in the postcondition (since it might get overwritten if rs = rd). We also explicitly assume that there are 32 general-purpose registers; due to the use of a list for the Xs register file, this information is currently not preserved by the translation.

lemma

```
fixes rs\ rd\ ::\ regbits and v\ ::\ 64\ word and imm\ ::\ 12\ word

defines pre\ s \equiv (getXs\ rs\ s = v \land length\ (Xs\ (regstate\ s)) = 32)

defines instr \equiv execute\ (ITYPE\ (imm,\ rs,\ rd,\ RISCV-ADDI))

defines post\ a\ s \equiv (rd=0\lor getXs\ rd\ s = v + (scast\ imm))

shows PrePostE\ pre\ (liftS\ instr)\ post\ (\lambda\ -\ -\ False)

unfolding pre\ def\ instr\ def\ post\ def

by (simp\ add:\ rX\ def\ wX\ def\ liftState\ simp\ cong:\ bindS\ cong\ if\ cong\ split\ del:\ if\ split)

(rule\ PrePostE\ strengthen\ pre\ (rule\ PrePostE\ atomI\ PrePostE\ compositeI)\ +\ ,
auto\ simp:\ uint\ 0\ -iff\ register\ defs)
```

The proof begins with a simplification step, which not only unfolds the definitions of the auxiliary functions rX and wX, but also performs the lifting from the free monad to the state monad. We apply the rule Pre-PostE-strengthen-pre (in a backward manner) to allow a weaker precondition, then use the rules in PrePostE-compositeI and PrePostE-atomI to derive a weakest precondition, and then use auto to show that it is implied by the given precondition. For more serious proofs, one will want to set up specialised proof tactics. This example uses only basic proof methods, to make the reasoning steps more explicit.