

## CURRICULUM VITAE

**Name:** Sarai Sai Lohitha

**Email:** saraisailohitha22@gmail.com

**LinkedIn:** <https://www.linkedin.com/in/sai-lohitha-702757247>

**Github:** <https://github.com/sailohitha22>

**Digital Resume:** [https://sailohitha22.github.io/Resume\\_website/](https://sailohitha22.github.io/Resume_website/)

**Contact:** +91-9392 514 911

### Objective

I'm an ECE student eager to apply my engineering skills in a challenging role at a reputable company. I thrive on learning and innovation, and I'm excited to contribute to the company's growth.

### Education Details

College/School	Board name	Year of passing	CGPA/Marks
Gandhi Institute of Technology	Bachelors of technology	Pursuing	9.62
Sri Chaitanya Academy Junior college	Board of intermediate education	2021	915
Krishna Reddy's Sri Chaithanya Children's Academy	SSC	2019	10

### Skills and Competence Documents

#### Projects

##### [GITAM Deemed University](#)

- Developing an Air Quality Monitoring System with nodeMCU and sensors for IoT project, integrated with Blynk app.
- Programmed and operated a robot in the Wumpus World environment using Arduino IDE.

#### Internships

##### ➤ [Rinex|VLSI Intern Program](#) (21 August 2023 – 6 October 2023)

As a fresher at the Rinex Virtual Internship Program, I focused on immersive learning and contributed to projects, emphasizing NMOS characteristics in LTspice.

##### ➤ [Cisco Networking Academy|Introduction to cybersecurity course](#)

Successfully completed an extensive Cisco Cybersecurity course, gaining comprehensive insights into various cybersecurity aspects and acquiring essential practical skills and knowledge for the field.

##### ➤ [SDP Internship|Gitam University](#) (15 May 2024 – 30 June 2024)

I successfully completed a 6-week hands-on internship where I gained experience in building digital resumes, PCB design, and working on VLSI projects using FPGA and Cadence.

**Git Repository:** [https://github.com/sailohitha22/SDP\\_BU21EECE0100103](https://github.com/sailohitha22/SDP_BU21EECE0100103)

#### Workshops Attended

##### [CMOS IC Design Workshop|GITAM Deemed University](#)

Under the guidance of Ms. Neha Maheshwari from IIT Indore, I gained an introduction to VLSI frontend and backend processes and became familiar with the Cadence Virtuoso tool. I designed and simulated NMOS and CMOS inverters, analyzing their characteristics through plotted simulations.

**Technical Skills:** Verilog, MATLAB, Basic C, Cadence

**Strengths:** Creativity, Problem solving, Time Management