

## **VLSI DESIGN**

(Course code:EECE3051)



### CASE STUDY

**Title: Simulation and Implementation of Binary to Gray and Gray to Binary using FPGA Kit in Xilinx vivado software**

### **GROUP MEMBERS**

S. Sameera Tasneem(BU21EECE0100100)

S. Sai Lohitha(BU21EECE0100103)

Under the guidance of


**DR. ARUN KUMAR MANOHARAN**

## Binary to Gray code conversion

- In the Gray code, the MSB will always be the same as the 1<sup>st</sup> bit of the given binary number.
- In order to perform the 2<sup>nd</sup> bit of the gray code, we perform the exclusive-or (XOR) of the 1<sup>st</sup> and 2<sup>nd</sup> bit of the binary number. It means that if both the bits are different, the result will be one else the result will be 0.
- In order to get the 3<sup>rd</sup> bit of the gray code, we need to perform the exclusive-or (XOR) of the 2<sup>nd</sup> and 3<sup>rd</sup> bit of the binary number. The process remains the same for the 4<sup>th</sup> bit of the Gray code. Let's take an example to understand these steps.

### Example

Suppose we have a binary number 01101, which we want to convert into Gray code.




- 1<sup>st</sup> bit of the Gray code is the same as the MSB of the binary number.
- Next, we perform the XOR operation of the 1<sup>st</sup> and the second binary number. The 1<sup>st</sup> bit is 0, and the 2<sup>nd</sup> bit is 1. Both the bits are different, so the 2<sup>nd</sup> bit of the Gray code is 1.
- Now, we perform the XOR of the 2<sup>nd</sup> bit and 3<sup>rd</sup> bit of the binary number. The 2<sup>nd</sup> bit is 1, and the 3<sup>rd</sup> bit is also 1. These bits are the same, so the 3<sup>rd</sup> bit of the Gray code is 0.
- Again perform the XOR operation of the 3<sup>rd</sup> and 4<sup>th</sup> bit of binary number. The 3<sup>rd</sup> bit is 1, and the 4<sup>th</sup> bit is 0. As these are different, the 4<sup>th</sup> bit of the Gray code is 1.
- Lastly, perform the XOR of the 4<sup>th</sup> bit and 5<sup>th</sup> bit of the binary number. The 4<sup>th</sup> bit is 0, and the 5<sup>th</sup> bit is 1. Both the bits are different, so that the 5<sup>th</sup> bit of the Gray code is 1.
- The gray code of the binary number 01101 is 01011.

### Gray to Binary Code Conversion

Just like Binary to Gray code conversion; it is also a very simple process. There are the following steps used to convert the Gray code into binary.

- Just like binary to gray, in gray to binary, the 1<sup>st</sup> bit of the binary number is similar to the MSB of the Gray code.
- The 2<sup>nd</sup> bit of the binary number is the same as the 1<sup>st</sup> bit of the binary number when the 2<sup>nd</sup> bit of the Gray code is 0; otherwise, the 2<sup>nd</sup> bit is altered bit of the 1<sup>st</sup> bit of binary number. It means if the 1<sup>st</sup> bit of the binary is 1, then the 2<sup>nd</sup> bit is 0, and if it is 0, then the 2<sup>nd</sup> bit be 1.
- The 2<sup>nd</sup> step continues for all the bits of the binary number.



### Steps to be followed for implementation of Binary to Gray code conversion using FPGA kit

- Open xilin vivado software>create New project>create File>give file name(module name)
- Select

Product category:General Purpose

Family:Artix-7

Package:cg324

Speed value:-1

Select Xc7a100tcsg324-1


- Enter the code


```

11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////
21
22
23 module bin2gray(G,bin);
24   input [3:0] bin;
25   output [3:0] G;
26   assign G[3] = bin[3];
27   assign G[2] = bin[3] ^ bin[2];
28   assign G[1] = bin[2] ^ bin[1];
29   assign G[0] = bin[1] ^ bin[0];
30 endmodule
31


```

- Go to Run simulation>Run behavioral simulation>Give force constant to inputs i.e, binary values






- In RTL analysis>open elaborated design



- In schematic window, on the top change the "default Layout" to "I/O planning"
- Go to I/O ports[bottom panel]>select scalar ports
- Give I/O std as LCMCMOS33
- Go to package pins>Give input as Bin[3]:P4, Bin[2]:P3 , Bin[1]:R3, Bin[4]:T1

and output pins as G[3]:R1,G[2]:V1,G[1]:U3,G[0]:V4



- Select save constraint[below edit button]
  - From flow navigator>select Run synthesis
  - After successful synthesis>A pop appears>select Run implementation>click ok
  - After finishing, another pop up appears, before selecting any option; connect the FPGA kit to CPU
  - After Bit stream generation>choose open implemented design
  - In flow navigator>program and debug>open hardware manager
- At top[green bar]>select open target>Auto connect
- At same bar>Program device>select the one which is shown>program

### Steps to be followed for implementation of Gray to Binary code conversion using FPGA kit

- Open xilinx vivado software>create New project>create File>give file name(module name)

- Select

Product category:General Purpose


Family:Artix-7

Package:cg324

Speed value:-1



Select Xc7a100tcsg324-1

- Enter the code




```
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////
21
22
23 module gray2bin(bin,G);
24   input  [3:0]G;
25   output [3:0] bin;
26   assign bin[3] = G[3];
27   assign bin[2] = G[3] ^ G[2];
28   assign bin[1] = G[3] ^ G[2] ^ G[1];
29   assign bin[0] = G[3] ^ G[2] ^ G[1] ^ G[0];
30 endmodule
31
```

- Go to Run simulation>Run behavioral simulation>Give force constant to inputs i.e, binary values



- In RTL analysis>open elaborated design





- In schematic window, on the top change the “default Layout” to “I/O planning”
  - Go to I/O ports[bottom panel]>select scalar ports
  - Give I/O std as LMC MOS33
- Go to package pins>Give input as Bin[3]:P4, Bin[2]:P3 , Bin[1]:R3, Bin[4]:T1 and output pins as G[3]:R1,G[2]:V1,G[1]:U3,G[0]:V4



- Select save constraint[below edit button]
- From flow navigator>select Run suynthesis
- After successful synthesis>A pop appears>select Run implementation>click ok

- After finishing, another pop up appears, before selecting any option; connect the FPGA kit to CPU
- After Bit stream generation>choose open implemented design
- In flow navigator>program and debug>open hardware manager

At top[green bar]>select open target>Auto connect

At same bar>Program device>select the one which is shown>program

#### VIDEO LINK:

[https://drive.google.com/file/d/1XWrQFxFUrEE6ZhwaPCdBDi47GcxUliLE8/view?usp=drive\\_link](https://drive.google.com/file/d/1XWrQFxFUrEE6ZhwaPCdBDi47GcxUliLE8/view?usp=drive_link)