# 1x3 Router Project Documentation

# 1. Architecture Overview

The 1x3 Router project consists of several interconnected modules designed to route incoming data packets to one of three output FIFOs. The main components include a Finite State Machine (FSM), a Register module, a Synchronizer, and three First-In, First-Out (FIFO) buffers (FIFO\_0, FIFO\_1, FIFO\_2).

# 2. Module Descriptions

# 2.1 Finite State Machine (FSM)

The FSM is the central control unit of the router. It manages the overall flow of data based on the state of the system and incoming packet validity and parity. It generates control signals for other modules, such as write enables for the register and FIFOs, and reset signals for the FIFOs.

#### Inputs:

- clock : System clock.
- resetn: Asynchronous reset (active low).
- pkt\_valid : Indicates a valid incoming packet.
- busy: Indicates if the router is currently busy processing a packet.
- parity\_done : Indicates that parity checking is complete.
- data\_in (2-bit): Input data, likely for address or control information.
- soft\_reset\_0, soft\_reset\_1, soft\_reset\_2: Soft reset signals for individual FIFOs.
- fifo\_full: Indicates if any of the FIFOs are full.

#### **Outputs:**

- low\_pkt\_valid : Low pulse indicating a valid packet.
- fifo\_empty\_0, fifo\_empty\_1, fifo\_empty\_2: Indicate if respective FIFOs are empty.
- detect\_add : Signal to detect address.
- Id\_state : Load state signal.
- laf state: Look-ahead FIFO state.
- full\_state : Indicates a full state.
- write\_enb\_reg: Write enable for the Register module.

- rst\_int\_reg : Reset internal register.
- Ifd\_state : Load FIFO data state.

### 2.2 Register

The Register module is responsible for temporarily storing incoming data and performing parity checking. It receives data from the input and provides an 8-bit output (dout).

### Inputs:

- clock: System clock.
- resetn: Asynchronous reset (active low).
- pkt\_valid : Valid packet signal.
- data\_in (8-bit): Incoming data to be registered.
- fifo\_full: Indicates if any FIFO is full.
- rst\_int\_reg: Reset internal register signal from FSM.
- detect\_add : Detect address signal from FSM.
- Id\_state: Load state signal from FSM.
- laf\_state: Look-ahead FIFO state from FSM.
- full\_state: Full state signal from FSM.
- Ifd\_state: Load FIFO data state from FSM.

#### **Outputs:**

- parity\_done: Indicates completion of parity check.
- low\_pkt\_valid : Low pulse indicating a valid packet.
- err: Error signal, likely for parity errors.
- dout (8-bit): Output data from the register.

# 2.3 Synchronizer

The Synchronizer module appears to manage the flow of data between the main router logic and the FIFOs, handling write and read enables, and providing status signals for the FIFOs.

#### Inputs:

- clock : System clock.
- resetn: Asynchronous reset (active low).
- detect\_add : Detect address signal from FSM.

- write\_enb (3-bit): Write enable signals for the three FIFOs.
- data\_in (2-bit): Input data, possibly for address or control.
- fifo\_full: Indicates if any FIFO is full.
- vld\_out\_0 , vld\_out\_1 , vld\_out\_2 : Valid output signals from the FIFOs.
- read\_enb\_0, read\_enb\_1, read\_enb\_2: Read enable signals for the three FIFOs.

#### **Outputs:**

- empty\_0, empty\_1, empty\_2: Indicate if respective FIFOs are empty.
- soft\_reset\_0, soft\_reset\_1, soft\_reset\_2: Soft reset signals for individual FIFOs.
- full\_0 , full\_1 , full\_2 : Indicate if respective FIFOs are full.

# 2.4 FIFO (FIFO\_0, FIFO\_1, FIFO\_2)

There are three identical FIFO (First-In, First-Out) buffers, each responsible for buffering data packets before they are sent out. Each FIFO has standard FIFO interfaces for writing, reading, and status indication.

#### Inputs:

- clock: System clock.
- resetn: Asynchronous reset (active low).
- write\_enb[X]: Write enable for the specific FIFO (where X is 0, 1, or 2).
- soft\_reset\_X : Soft reset for the specific FIFO.
- read\_enb\_X : Read enable for the specific FIFO.
- data\_in (8-bit): Data to be written into the FIFO.
- Ifd\_state: Load FIFO data state (from FSM/Register).

#### **Outputs:**

- empty\_X : Indicates if the FIFO is empty.
- dout\_out\_X (8-bit): Output data from the FIFO.
- full\_X: Indicates if the FIFO is full.

# 3. Interconnections

The modules are interconnected to facilitate the routing of data. Key interconnections include:

• The FSM controls the write\_enb\_reg for the Register and provides soft\_reset\_X signals to the FIFOs and Synchronizer.

- The Register provides parity\_done, low\_pkt\_valid, err, and dout to other modules, including the FIFOs.
- The Synchronizer receives detect\_add from the FSM and generates soft\_reset\_X and full\_X signals for the FSM.
- The FIFOs receive data\_in (8-bit) from the Register and provide dout\_out\_X, empty\_X, and full\_X status to the Synchronizer and FSM.

Further details on the exact data paths and control logic will be derived from the provided code.

# 2.5 FIFO Module ( router\_fifo.v )

This module implements a 16-entry deep FIFO buffer with an 8-bit data width. It includes read and write pointers, and logic for managing full and empty conditions.

#### Inputs:

- clock : System clock.
- resetn: Asynchronous active-low reset.
- write\_enb: Write enable signal. Data is written when high and FIFO is not full.
- soft\_reset: Synchronous soft reset. Resets write and read pointers and clears FIFO contents.
- read\_enb: Read enable signal. Data is read when high and FIFO is not empty.
- Ifd\_state: Load FIFO data state. This 1-bit signal is stored along with the 8-bit data\_in into the FIFO, making each entry 9 bits wide internally.
- data\_in [7:0]: 8-bit input data to be written into the FIFO.

#### **Outputs:**

- data\_out [7:0]: 8-bit output data read from the FIFO.
- empty: Indicates if the FIFO is empty (high when empty).
- full: Indicates if the FIFO is full (high when full).

### **Internal Logic:**

- fifo[15:0]: A 16-entry register array, each entry storing 9 bits ( {temp\_lfd, data\_in} ).
- r\_ptr , w\_ptr : 4-bit read and write pointers, respectively, used to index the fifo array.
- count: An 8-bit register used for an internal counter, potentially related to packet length or burst transfers, as it's updated based on fifo[r\_ptr[3:0]][8] (the lfd\_state bit) and fifo[r\_ptr[3:0]][7:2].
- temp\_lfd: A register that stores the lfd\_state input synchronously.

#### **Functionality:**

- **Reset:** On reseth low, w\_ptr and r\_ptr are reset to 0, and all FIFO entries are cleared. On soft\_reset high, w\_ptr and r\_ptr are reset to 0, and FIFO entries are cleared.
- **Write Operation:** When write\_enb is high and the FIFO is not full, the concatenation of temp\_lfd and data\_in is written to the location pointed by w\_ptr, and w\_ptr increments.
- **Read Operation:** When read\_enb is high and the FIFO is not empty, data\_out is assigned the 8-bit data from the location pointed by r\_ptr, and r\_ptr increments.
- **Full Condition:** full is asserted when w\_ptr is 15 and r\_ptr is 0, indicating a wraparound full condition.
- **Empty Condition:** empty is asserted when w\_ptr equals r\_ptr.
- **Count Logic:** The count register's behavior suggests it might be tracking the number of valid data words or the length of a packet. If the <code>lfd\_state</code> bit (MSB of the stored FIFO entry) is 1, count is loaded with <code>fifo[r\_ptr[3:0]][7:2]</code> plus 1. Otherwise, if count is not zero, it decrements. This implies <code>lfd\_state</code> might signal the start of a new packet, and the subsequent bits (7:2) might indicate the packet length.

# 2.6 FSM Module ( router\_fsm.v )

This module implements the Finite State Machine (FSM) that controls the overall operation of the 1x3 router. It manages the data flow based on packet validity, FIFO status, and parity checking.

#### Inputs:

- clock : System clock.
- resetn: Asynchronous active-low reset.
- pkt\_valid : Indicates a valid incoming packet.
- parity\_done: Indicates that parity checking is complete by the Register module.
- soft\_reset\_0, soft\_reset\_1, soft\_reset\_2: Soft reset signals for individual FIFOs, which also reset the FSM to DECODE\_ADDRESS state.
- fifo\_full: Indicates if any of the target FIFOs are full.
- low\_pkt\_valid: A low pulse indicating a valid packet (likely from the Register module).
- fifo\_empty\_0, fifo\_empty\_1, fifo\_empty\_2: Indicate if respective FIFOs are empty.
- data\_in [1:0]: 2-bit input, likely representing the destination address for the packet (00, 01, or 10 for FIFO\_0, FIFO\_1, FIFO\_2 respectively).

#### **Outputs:**

- detect\_add: Asserted in DECODE\_ADDRESS state to signal address detection.
- Id\_state: Asserted in LOAD\_DATA state to indicate data loading.
- laf\_state : Asserted in LOAD\_AFTER\_FULL state.
- full\_state : Asserted in FIFO\_FULL\_STATE .
- write\_enb\_reg: Write enable signal for the Register module.
- rst\_int\_reg: Reset internal register signal, asserted in CHECK\_PARITY\_ERROR state.
- Ifd\_state: Load first data state, asserted in LOAD\_FIRST\_DATA state.
- busy: Indicates if the FSM is in a busy state (not DECODE\_ADDRESS).

#### Parameters (States):

- DECODE\_ADDRESS (3'b000): Initial state, waiting for a valid packet and decoding its destination address.
- LOAD\_FIRST\_DATA (3'b001): Loads the first data word of a packet into the FIFO.
- LOAD\_DATA (3'b010): Continuously loads data words into the FIFO.
- FIFO\_FULL\_STATE (3'b011): State entered when the target FIFO is full.
- LOAD\_AFTER\_FULL (3'b100): Continues loading data after the FIFO is no longer full.
- LOAD\_PARITY (3'b101): Loads the parity byte of the packet.
- CHECK\_PARITY\_ERROR (3'b110): Checks for parity errors and resets internal registers if needed.
- WAIT\_TILL\_EMPTY (3'b111): Waits for the target FIFO to become empty before processing a new packet for that FIFO.

#### **State Transitions:**

• Reset: On resetn low or any soft\_reset\_X high, the FSM transitions to DECODE\_ADDRESS.

#### • DECODE\_ADDRESS:

- If pkt\_valid is high and the destination FIFO (determined by data\_in ) is empty, transitions to LOAD FIRST DATA.
- If pkt\_valid is high and the destination FIFO is not empty, transitions to WAIT\_TILL\_EMPTY.
- Otherwise, remains in DECODE\_ADDRESS.
- LOAD\_FIRST\_DATA: Always transitions to LOAD\_DATA.
- LOAD DATA:
  - If fifo\_full is high, transitions to FIFO\_FULL\_STATE.

- If fifo\_full is low and pkt\_valid is low (end of packet data), transitions to LOAD\_PARITY.
- Otherwise, remains in LOAD\_DATA.

#### FIFO\_FULL\_STATE:

- If fifo\_full becomes low, transitions to LOAD\_AFTER\_FULL.
- Otherwise, remains in FIFO\_FULL\_STATE.

#### LOAD\_AFTER\_FULL:

- If parity\_done is low and low\_pkt\_valid is high, transitions to LOAD\_PARITY.
- If parity\_done is low and low\_pkt\_valid is low, transitions to LOAD\_DATA.
- If parity\_done is high, transitions to DECODE\_ADDRESS.
- Otherwise, remains in LOAD\_AFTER\_FULL.
- LOAD\_PARITY: Always transitions to CHECK\_PARITY\_ERROR.

### • CHECK\_PARITY\_ERROR:

- If fifo\_full is high, transitions to FIFO\_FULL\_STATE.
- Otherwise, transitions to DECODE\_ADDRESS.

#### WAIT\_TILL\_EMPTY:

- If the selected FIFO becomes empty, transitions to LOAD\_FIRST\_DATA.
- Otherwise, remains in WAIT\_TILL\_EMPTY.

#### **Output Logic:**

Outputs are assigned based on the current state, indicating control signals and status flags for other modules. For example, detect\_add is active only in DECODE\_ADDRESS, Ifd\_state in LOAD\_FIRST\_DATA, and write\_enb\_reg is active during data and parity loading states.

# 2.7 Register Module (router\_reg.v)

This module acts as a data buffer and performs parity checking for incoming packets. It stores various packet-related information and generates control signals for parity status and errors.

#### Inputs:

- clock : System clock.
- resetn: Asynchronous active-low reset.
- pkt\_valid: Indicates a valid incoming packet (from external source).
- fifo\_full: Indicates if the target FIFO is full (from FSM/Synchronizer).

- rst\_int\_reg: Reset internal register signal (from FSM).
- detect\_add : Signal to detect address (from FSM).
- Id\_state : Load state signal (from FSM).
- laf\_state : Look-ahead FIFO state (from FSM).
- full\_state: Indicates a full state (from FSM).
- Ifd\_state: Load first data state (from FSM).
- data\_in [7:0]: 8-bit input data.

#### **Outputs:**

- parity\_done : Indicates that parity calculation is complete.
- low\_pkt\_valid: A low pulse indicating a valid packet, used for timing or control.
- err: Indicates a parity error.
- dout [7:0]: 8-bit output data, which can be header, data, or full state byte.

#### **Internal Registers:**

- full\_state\_byte [7:0]: Stores the data\_in when full\_state is asserted.
- header [7:0]: Stores the initial data\_in when detect\_add and pkt\_valid are asserted and data\_in[1:0] is not 3 (likely indicating a valid address).
- packet\_parity [7:0]: Stores the parity byte received as part of the packet.
- internal\_parity [7:0]: Calculates the XOR sum of all data bytes (including header) received for a packet, used for comparison with packet\_parity.

#### **Functionality:**

- dout Logic:
  - On reset, dout is 0.
  - If detect\_add and pkt\_valid are asserted and data\_in[1:0] is not 3, dout retains its current value (likely waiting for lfd\_state ).
  - If Ifd\_state is asserted, dout outputs the stored header .
  - If Id\_state is asserted and FIFO is not full, dout outputs data\_in.
  - If Id\_state is asserted and FIFO is full, dout retains its current value.
  - If laf\_state is asserted, dout outputs full\_state\_byte.
- header Register: Captures the first 8-bit data ( data\_in ) of a new packet when an address is detected and valid.
- internal\_parity Calculation: This register accumulates the XOR sum of the header (when Ifd\_state is high) and subsequent data\_in (when pkt\_valid and ld\_state are high

and not in full\_state ). This is a running XOR sum for parity checking.

- packet\_parity Storage: Stores the data\_in when ld\_state is high and pkt\_valid is low, indicating the end of data and the arrival of the parity byte.
- parity\_done Signal: Asserted when Id\_state is high, FIFO is not full, and pkt\_valid is low (end of packet data), or when Iaf\_state is high, low\_pkt\_valid is high, and parity\_done is not yet asserted.
- **low\_pkt\_valid Signal:** This signal is primarily controlled by the FSM. It is reset on rst\_int\_reg or when ld\_state is high and pkt\_valid is low.
- **err Signal:** Asserted if packet\_parity is non-zero and internal\_parity is zero, indicating a mismatch and thus a parity error.
- full\_state\_byte Register: Stores the data\_in when the FSM enters the full\_state, likely to be output later when the FIFO is no longer full.

# 2.8 Synchronizer Module (router\_sync.v)

This module acts as an interface between the FSM/Register and the FIFOs, primarily responsible for generating the correct write enable signals for the FIFOs based on the decoded address, and managing soft resets for the FIFOs after a certain number of cycles or when they become empty.

#### Inputs:

- clock : System clock.
- resetn: Asynchronous active-low reset.
- detect\_add: Signal from FSM indicating address detection.
- write\_enb\_reg: Write enable signal from FSM for the Register module.
- read\_enb\_0, read\_enb\_1, read\_enb\_2: Read enable signals for the respective FIFOs.
- full\_0, full\_1, full\_2: Full status signals from the respective FIFOs.
- empty\_0, empty\_1, empty\_2: Empty status signals from the respective FIFOs.
- data\_in [1:0]: 2-bit input, representing the destination address (00, 01, or 10).

#### **Outputs:**

- fifo\_full: A combined signal indicating if the currently selected FIFO is full.
- soft\_reset\_0, soft\_reset\_1, soft\_reset\_2: Soft reset signals for the respective FIFOs.
- vld\_out\_0 , vld\_out\_1 , vld\_out\_2 : Valid output signals for the respective FIFOs (active low, i.e., ~empty\_X ).
- write\_enb [2:0]: 3-bit one-hot encoded write enable signal for the three FIFOs.

#### **Internal Registers:**

- temp [1:0]: Stores the data\_in (address) when detect\_add is asserted.
- count\_0, count\_1, count\_2 [5:0]: Counters for each FIFO, used to generate soft reset signals.

#### **Functionality:**

- Address Storage: The temp register captures the 2-bit data\_in (address) when detect\_add is high. This stored address is then used to direct the write enable and full status signals.
- write\_enb Generation: This is a combinational logic block. If write\_enb\_reg is asserted, it generates a one-hot write\_enb signal based on the temp (address) value:
  - 2'b00 (FIFO\_0): write\_enb = 3'b001
  - 2'b01 (FIFO\_1): write\_enb = 3'b010
  - 2'b10 (FIFO\_2): write\_enb = 3'b100
  - 2'b11 (Invalid/Default): write\_enb = 3'b000

    If write\_enb\_reg is not asserted, write\_enb is 3'b000.
- **fifo\_full Aggregation:** This is also a combinational logic block. It selects the full status of the FIFO corresponding to the temp (address) value and assigns it to fifo\_full.
- **vld\_out Generation:** These are simple assignments: vld\_out\_X is the inverse of empty\_X.
- soft\_reset Generation and Counters: Each FIFO has its own counter ( count\_0 , count\_1 , count\_2 ) and soft\_reset logic. These counters increment on each clock cycle if the corresponding FIFO is not being read ( read\_enb\_X is low) and is not empty ( vld\_out\_X is high). If a counter reaches 5'd30 (decimal 30), the corresponding soft\_reset\_X signal is asserted for one cycle, and the counter is reset to 5'b1 . This mechanism seems to implement a timeout or periodic reset for the FIFOs if they remain in a non-empty, non-reading state for 30 cycles. If a FIFO becomes empty ( !vld\_out\_X ) or is being read ( read\_enb\_X ), its counter is reset to 5'b1 and soft\_reset\_X is deasserted. On resetn low, all counters are reset to 5'b1 and soft\_reset\_X are deasserted.

# 2.9 Top-Level Module (router\_top.v)

The router\_top module instantiates and connects all the sub-modules (FSM, Synchronizer, Register, and three FIFOs) to form the complete 1x3 router system. It defines the top-level inputs and outputs of the router.

#### Inputs:

• clock : System clock.

- resetn: Asynchronous active-low reset.
- read\_enb\_0, read\_enb\_1, read\_enb\_2: Read enable signals for the respective output FIFOs.
- pkt\_valid : Indicates a valid incoming packet.
- data\_in [7:0]: 8-bit input data stream.

#### **Outputs:**

- vld\_out\_0 , vld\_out\_1 , vld\_out\_2 : Valid output signals from the respective FIFOs.
- error: Indicates a parity error from the Register module.
- busy: Indicates if the FSM is in a busy state.
- data\_out\_0 , data\_out\_1 , data\_out\_2 [7:0]: 8-bit output data streams from the respective FIFOs.

#### **Internal Wires:**

- write\_enb [2:0]: 3-bit one-hot encoded write enable for FIFOs (from Synchronizer).
- parity\_done: Parity calculation complete signal (from Register).
- soft\_reset\_0, soft\_reset\_1, soft\_reset\_2: Soft reset signals for FIFOs (from Synchronizer).
- fifo\_full: Combined FIFO full status (from Synchronizer).
- low\_pkt\_valid : Low pulse valid packet signal (from Register).
- fifo\_empty\_0 , fifo\_empty\_1 , fifo\_empty\_2 : Empty status signals from FIFOs.
- detect\_add , ld\_state , laf\_state , full\_state , write\_enb\_reg , rst\_int\_reg , lfd\_state : Control signals from FSM.
- empty\_0, empty\_1, empty\_2: Empty status signals from FIFOs (used internally).
- full\_0 , full\_1 , full\_2 : Full status signals from FIFOs (used internally).
- dout [7:0]: Data output from the Register module, fed into the FIFOs.

#### **Module Instantiations and Connections:**

- router\_fsm (FSM):
  - Inputs: clock, resetn, pkt\_valid, parity\_done, soft\_reset\_0/1/2, fifo\_full, low\_pkt\_valid, fifo\_empty\_0/1/2, data\_in[1:0] (for address).
  - Outputs: detect\_add , ld\_state , laf\_state , full\_state , write\_enb\_reg , rst\_int\_reg , lfd\_state , busy .
- router\_sync (SYNC):
  - Inputs: clock , resetn , detect\_add , write\_enb\_reg , read\_enb\_0/1/2 , full\_0/1/2 , empty\_0/1/2 (connected to fifo\_empty\_0/1/2 from FIFOs), data\_in[1:0] .

- Outputs: fifo\_full, soft\_reset\_0/1/2, vld\_out\_0/1/2, write\_enb.
- router\_reg (REG):
  - Inputs: clock, resetn, pkt\_valid, fifo\_full, rst\_int\_reg, detect\_add, ld\_state, laf\_state, full\_state, lfd\_state, data\_in.
  - Outputs: parity\_done, low\_pkt\_valid, err (connected to top-level error), dout.
- router\_fifo (FIFO1, FIFO2, FIFO3): Three instances of the router\_fifo module.
  - Inputs: clock, resetn, write\_enb[X] (from SYNC), soft\_reset\_X (from SYNC), read\_enb\_X (from top-level), Ifd\_state (from FSM), data\_in (connected to dout from REG).
  - Outputs: data\_out\_X (connected to top-level data\_out\_X), empty\_X (connected to fifo\_empty\_X for FSM and SYNC), full\_X (connected to full\_X for SYNC).

This top-level module effectively orchestrates the data flow: incoming data\_in is processed by the Register, controlled by the FSM, and then routed to the appropriate FIFO via the Synchronizer. Data is read out from the FIFOs based on external read\_enb signals.

### 3. Conclusion

This document provides a comprehensive overview of the 1x3 Router project, detailing the functionality and interconnections of its core modules: the Finite State Machine (FSM), Register, Synchronizer, and three FIFO buffers. The design effectively manages incoming data packets, routes them to the appropriate output queues, and includes mechanisms for parity checking and handling FIFO full/empty conditions. The modular approach allows for clear separation of concerns and facilitates potential future enhancements or modifications to individual components.

Further analysis of the simulation results and synthesis reports would provide deeper insights into the performance, timing, and resource utilization of this router design.