

Moore's Law

$$L_t = 0.7 L_{t-2}$$

$$A_t = L_t^t$$

X0

$$L = \bar{x}_1 x_2 + x_1 \bar{x}_2$$

$$= x_1 \oplus x_2$$

$$V: x_1 \wedge x_2$$

$$x_1 \Rightarrow x_2 \Rightarrow L$$

XNOR

$$L = \bar{x}_1 \bar{x}_2 + x_1 x_2$$


$$= x_1 \odot x_2$$

$$x_1 \Rightarrow x_2 \Rightarrow L$$

n-input XOR

$$\begin{cases} L=1 & \text{odd \# of high input} \\ L=0 & \text{even ...} \end{cases}$$

SOP $\rightarrow$ NAND-NAND



Canonical SOP

Canonical POS

Common Identities

POS $\rightarrow$ NOR-NOR

1. Identify rows with **1**
2. Write out **minterms**
 $\bar{x}$ if 0, x if 1
ex. 001 $\rightarrow \bar{x}_2 \bar{x}_1 x_0$
3. OR them up
ex. $x_2 \bar{x}_1 + x_2 x_1$

1. Identify rows with **0**
2. Write out **maxterms**
 $\bar{x}$ if 1, x if 0
ex. 001 $\rightarrow x_2 + x_1 + \bar{x}_0$
3. AND them up
ex. $(x_2 + \bar{x}_1)(\bar{x}_2 + \bar{x}_1)$

Base form

$$x + x \cdot y = x$$

$$x + \bar{x} y = x + y$$

$$x_1 \cdot x_2 \cdot x_3 \dots = x_1 + x_2 + x_3 \dots$$

$$(x \cdot y) + (\bar{x} \cdot z) + (y \cdot z)$$

$$= (x \cdot y) + (\bar{x} \cdot z)$$

Dual form


$$x \cdot (x + y) = x$$

$$x (\bar{x} + y) = x y$$

$$x_1 + x_2 + x_3 \dots = \bar{x}_1 \bar{x}_2 \bar{x}_3 \dots$$

$$(x + y) \cdot (\bar{x} + z) \cdot (y + z)$$

$$= (x + y) \cdot (\bar{x} + z)$$



Verilog Syntax

Concatenation

$$y = \{a[2:1], b[2:0]\}$$

$$= a[2] \& a[1] \& \dots$$

$$= a[2] \& a[1] \& \dots$$

K-maps

- Step 1: Find PIs (circle 2^n cells) *cores or minterms no other PI does*
- Step 2: Identify essential PIs and include in the cover
- Step 3: Choose the suitable PIs, so that
 1. all minterms are covered
 2. cost is minimized (minimizing literals)

- Notes:

- $\rightarrow$ Circle "overlappingly" to find all PIs $\rightarrow$
- $\rightarrow$ We can circle 0s (maxterms) to create a POS instead.

if blocks

always-comb

begin

if(...)

else(...)

end

No modules
instantiation inside
case/always comb

case statement

always-comb

begin

case(logic)

2'b00: x = ...

default: x = 1'b0...

end case

end

Parameters

module address

#(parameter WIDTH=8)

input logic[WIDTH-1:0] a;

Shifters

LS: $a \ll b$

RS: $a \gg b$


shift a by b bits

Multiplexer (mux)

Block

Logic


Verilog



$$f = \bar{s}x + sy$$

module mux2to1(input logic x,y,s
output logic f);
assign f = (~s & x) | (s & y);
endmodule

4 to 1 mux



$$f = \bar{s}_3 \bar{s}_2 x_0 + \bar{s}_3 s_2 x_1 +$$

$$s_1 \bar{s}_2 x_2 + s_1 s_2 x_3$$


$$= s_0 (\bar{s}_1 x_1 + s_1 x_3) +$$

$$\bar{s}_0 (\bar{s}_1 x_0 + s_1 x_2)$$

HEX disp.

- 0 when lit up
- 1 when off


Full adder




$$s = a \oplus b \oplus c\text{-in}$$

$$c\text{-out} = bc\text{-in} + ac\text{-in} + ab$$


Passing (EN)



Parallel Load



TQFF and Counters




$$Q_0 = 1 \oplus Q_0'$$

$$Q_1 = Q_1' \oplus Q_0'$$


$$Q_2 = Q_2' \oplus (Q_0 \& Q_1')$$

Shift Register




Rate dividers

Approach 1: FFs



Approach 2: Counters



Verilog (Parallel load, enable, async reset)

module upcount (input logic [3:0] R, //load value
input logic resetn, clk, EN, L
output logic [3:0] Q);
always-ff @(posedge clk, negedge resetn) begin
if(!resetn) Q <= R; //reset highest priority
elseif(L) Q <= R //load value
elseif(EN) Q <= Q + 1; end
endmodule

.do file

force <object_name> <value>; set, input <object_name> to value, ex force {sw[0]} 0

force <object_name> <value1> <time1> <value2> <time2> - n <time3>

ex force {clk} 0 0ns, 1 10ns $\rightarrow$ 1. set clk to 0 after 0ns
1. 2. 3. $\rightarrow$ 2. set clk to 1 after 10ns
 $\rightarrow$ 3. Repeat after 10ns

