Ncore 3.4 - SkidBuffer Architecture Specification

VCORE 3.7

ARTERIS® NCORE 3.4 - SKIDBUFFER ARCHITECTURE SPECIFICATION

Copyright © 2020 Arteris® or its affiliates. All rights reserved.



Release Information

Version	Editor	Change	Date
0.1	MF/MK	Initial Document template created	10/24/2019
0.2	MF	Document started from template	01/26/2022
0.5	MF	Added details for each item and cleaned up	02/02/2022
			2027
			(C)
Legend:	MK	Mohammed Khaleeluddin	
	MF	Michael Frank	
	JU	Junie Um	
	KJ	Kjeld Svendsen	•
	Xx	Whoever else edited this document	

Note:

The initial description of these modifications has been presented as CCB request on Jan 21, 2022

Issues to be discussed:

Do we want to apply this mechanism to write data buffers within DMI? In this case we would create a nCohWriteBufSiz parameter for each DMI and use a configuration register in each DMI to distribute them among the DCE

Confidential Proprietary Notice

This document is CONFIDENTIAL AND PROPRIETARY to Arteris, Inc. or its applicable subsidiary or affiliate (collectively or as applicable, "Arteris" or "Arteris IP"), and any use by you is subject to the terms of the agreement between you and Arteris IP or the terms of the agreement between you and the party authorized by Arteris IP to disclose this document to you.

This document is also protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arteris IP. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated. You are prohibited from altering or deleting this notice from any use by you of this document.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information: (i) for the purposes of determining whether implementations infringe any third party patents;(ii) for developing technology or products which avoid any of Arteris IP's intellectual property; or (iii) as a reference for modifying existing patents or patent applications or creating any continuation, continuation in part, or extension of existing patents or patent applications; or (iv) for generating data for publication or disclosure to third parties, which compares the performance or functionality of the Arteris IP technology described in this document with any other products created by you or a third party, without obtaining Arteris IP's prior written consent.

THIS DOCUMENT IS PROVIDED "AS IS". ARTERIS IP PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arteris IP makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights. This document may include technical inaccuracies or typographical errors. Arteris IP makes no representations or warranties against the risk or presence of same.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARTERIS IP BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARTERIS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be solely responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arteris IP's customers is not intended to create or refer to any partnership relationship with any other company. Arteris IP may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arteris IP, then the click-through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the agreement shall prevail.

The Arteris IP name and corporate logo, and words marked with ® or TM are registered trademarks or trademarks of Arteris (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arteris IP's trademark usage guidelines, available from Arteris IP upon request by emailing to contracts@arteris.com.



Copyright © 2020 Arteris Inc. or its applicable subsidiary or affiliate. All rights reserved.


Confidentiality Status

This document is Confidential and Proprietary. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arteris IP and the party that Arteris IP delivered this document to.

Product Status

The information in this document is *Preliminary*.

Web Address



ARTERISID 4

Table of Contents

<u>1.</u>	PREFACE	6
Pro Int Glo Typ Tim Sig	cout this document coduct revision status rended audience cossary pographic conventions ming diagrams gnals efinitions	6 6 6 6 7 7
<u>2.</u>	OVERVIEW	8
<u>3.</u>	MODIFICATIONS	10
So So UI	ommand Buffer Partitioning Iftware initialization of credit counters Iftware Support (Maestro) Impact - what does the user see, options	10 11 14 14
	Arteris	

Table of Figures

Figure 1: Skid Buffer Overview	9
Figure 2: Skid Buffer size as function of Depth	9
Figure 3: Skid Buffer Partitioning	10

Arteris Company Confidential

Arteris

1. Preface

This preface introduces the Arteris® Network-on-Chip Hierarchical Coherency Engine Architecture Specification.

About this document

This technical document is for the Arteris Network-on-Chip Hierarchical Coherency Engine Architecture. It describes the subsystems and their function along with the system's interactions with the external subsystems. It also provides reference documentation and contains programming details for registers.

Product revision status

TBD

Intended audience

This manual is for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses or intend to use the Arteris Network-on-Chip Hierarchical Coherency System (ANoC-HCS).

Using this document

TBD

Glossary

The Arteris® Glossary is a list of terms used in Arteris® documentation, together with definitions for those terms. The Arteris® Glossary does not contain terms that are industry standard unless the Arteris® meaning differs from the generally accepted meaning.

Typographic conventions

italic

Introduces special terminology, denotes cross-references, and citations.

bold

Highlights interface elements, such as menu names. Denotes signal names. Also used for terms in descriptive lists, where appropriate.

monospace

Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.

monospace italia

Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name. monospace italic Denotes arguments to monospace text where the argument is to be replaced by a specific value. monospace bold Denotes language keywords when used outside example code.


SMALL CAPITALS

Used in body text for a few terms that have specific technical meanings, that are defined in the Arteris® Glossary. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.

Timing diagrams

The following figure explains the components used in timing diagrams. Variations, when they occur, have clear labels. You must not assume any timing information that is not explicit in the diagrams.

Shaded bus and signal areas are undefined, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.



Signals

The signal conventions are:

Signal level

The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:

- HIGH for active-HIGH signals.
- LOW for active-LOW signals.

Lowercase n

At the start or end of a signal name denotes an active-LOW signal.

Definitions

Flow

Communication between two end points in the protocol. Includes sending a message from the initiator of a transaction (sender), for example an AIU, to the completer of the transaction (receiver), and returning a response back.

Target

The endpoint of a flow, Ncore architecture implements the following targets:

- DCE, DCE commands from CAIU, NCAIU
- DMI commands from CAIU, NCAIU and DCE; data from CAIU, NCAIU
- DII commands & data from CAIU, NCAIU
- CAIU snoop commands from DCE

2. Overview

Credit scheme, buffering etc.

Ncore 3.x architecture uses an end-to-end credited protocol scheme.

Each **credit** represents a free entry at the receiver and a sender needs to have at least one credit available before sending a message.

The receiver in each target will be configured by Maestro to implement sufficient buffering (**skid buffer**) to store messages arriving from all communicating initiators.

The communication requirements are determined by Maestro, based on:

- Address map support required by the SoC use case
- Interleave factor directories and memories can be interleaved to improve performance

A more detailed discussion including the definition and manipulation of the interconnect matrix can be found in other documents (System Architecture Specification).

The number of buffers is calculated by Maestro, based on the number of initiators, and for each initiator the number of allowed flows is defined as a design configurable parameter. A single parameter for an initiator defines the number of supported flows between that initiator and **all** targets. Therefore:

All skid buffers associated with an initiator have the same depth

The max. bandwidth available to an agent depends on the

- Number of transactions it can have in flight
- The roundtrip latency for sending the request and receiving a response back
- The amount of data moved per transaction request

The Nocre architecture only supports a single, design time defined parameter for each initiator. The user must determine the number of outstanding transactions based on the longest latency that initiator has to any agent it communicates with. As a result, this

- Leads to oversizing the total buffer in target (DCE/DMI/DII)
- Allocation is fixed at design time buffer space may be assigned even for agents that will not communicate in the real system (e.g., due to address map configuration)



reis



Current Skid buffer architecture

Each target implements a skid buffer. This structure consists of a n-entry deep queue to store arriving requests and an arbiter that picks the oldest request, given a certain priority/QoS level. The implementation of an age buffer for the arbitration grows with the square of the number of entries. The data for each request occupies about 145 bits in the queue storage.




FIGURE 1: SKID BUFFER OVERVIEW

The physical size of the skid buffer is highly dependent on the total number of entries and grows quadratically with the number of entries.




FIGURE 2: SKID BUFFER SIZE AS FUNCTION OF DEPTH

The logic structure to implement the arbitration is growing proportionally to the age buffer size and the complexity leads to significant loss in performance (speed).

As the total useful buffer is determined by an agent's bandwidth and latency – there is no use in frontloading a DMI with 100's of GB worth of traffic – an upper bound of skid buffer size for a target agent can be determined by looking at the total BW supported in steady state operation, the temporal distribution of requests and the number of interconnect buffers in the request path (queueing model interarrival time λ , Little's Law, service time μ).

3. Modifications

The following chapters will describe several modifications to the current implementation to address the problem of skid buffer explosion. Each proposal covers a different aspect of the issue and the combination of them will improve the power and area efficiency of Ncore and increase the flexibility of each design for the future.

Command Buffer Partitioning

What issues will be addressed by this change:

- The current implementation of Ncore implements the command buffers as a single, monolithic queue where arriving command requests are stored as they arrive from initiators and retrieved based on their age and priority
- 2. The logic structure (age buffer) attached to this queue grows with the square of the number of
- 3. In steady state traffic, the skid buffer will use only some part of the entire structure

Description:

The command buffer is sized to hold 'd' entries

- Static credit budgeting leads to overprovisioning of buffer space
- The number of credits actively used may be limited by SW scheduling For some applications, the agents' credit may be adjusted by SW (driver) before kicking off active burst
- For dynamic credit management overflow buffer can be small just to protect against backup
- The command buffer shall have sufficient depth to store all credited transactions for example during overlapped activity on multiple agents – without backing up traffic into interconnect (danger of deadlock)
- In steady state operation, the command buffer is only partially filled

Architecture Requirements:

- 1. The physical implementation of the command buffer shall consist of two parts
 - A fixed size, limited skid buffer This limits depth of (arbitration) visible entries only these
 entries will require arbitration in age-buffer (growing with O(N²))
 - An overflow buffer to maintain total depth, by adding a FiFo in front of skid buffer most efficient implementation, only needs D-FF/SRAM for txn-data storage




Figure 3 shows how the skid buffer shall be partitioned into an arbitration visible window at the bottom and an overflow buffer at the top. Two parameters are introduced to describe the depth of the entire skid buffer (nSkidBufSiz) and the size of arbitration window (nSkidBufArb).



Software initialization of credit counters

What issues will be addressed by this change:

- 1. The current implementation of Ncore allocates a fixed amount of buffer space for each flow
- 2. The allocation is fixed at design time and may not be changed
- 3. The assignment of credits for an initiator treats all targets to the same amount of credits, independent of differences in round trip latency and BW requirements

Architecture Requirements:

- 1. The value of credits shall be programmable at each initiator
 - a. For each reachable target, a CSR shall provide a field to modify the allocation of credits for a flow
 - b. Maestro shall provide path vectors (calculated based on connectivity) to support generation of the required Credit Control Registers:
 - For each CAIU:

Name	Elements	Description
boolDcePath[i]	# of DCE in system	a boolean, indicating a command path exists from CAIU to DCE[i]
boolDmiPath	# of DMI in system	a boolean, indicating a command path exists from CAIU to DMI[i]
boolDiiPath	# of DII in system	a boolean, indicating a command path exists from CAIU to DII[i]

• For each NCAIU:

Name	Elements	Description
boolDmiPath	# of DMI in system	a boolean, indicating a command path exists from CAIU to DMI[i]
boolDiiPath	# of DII in system	a boolean, indicating a command path exists from CAIU to DII[i]

• For each DCE:

Name	Elements	Description
boolDmiPath	# of DMI in system	a boolean, indicating a command path exists from CAIU to DMI[i]

- c. The CSR shall provide a means to determine if a communication path between this initiator and a specific target exists
- d. The max, number of credits available for a flow shall be programmable at runtime
- 2. A mechanism to determine the configured skid buffer size for each target shall be provided by implementing a read-only CSR
- 3. The initial allocation (at power-on-reset) shall be determined as follows:
 - a. If a Boot Region has been configured at an initiator, the non-coherent target defined by the MIG used for the initial boot region shall be initialized to 2 credits
 - b. If a Boot Region has been configured at an initiator, the target(s) associated with the system DII shall receive two credits - this needs to consider possible interleaving (unlikely to be used, but possible if DMI used to host the boot region?)
 - all other credit counts in CAIU/NCAIU/DCE shall receive 0 credits the boot loader firmware shall determine the available budget for each agent by reading the Skid Buffer Size Register (SBSR) for each
- 4. This proposal does not apply to credits allocated to snoop transactions or DV messages



Implementation:

The format of the credit control field shall be 8-bits wide:

3.a

Bit	Туре	Counter State	Description		
7:5	RO	000: Normal Operation	Counter is operating normally, some outstanding credits		
		001: Empty (== 0)	All credits have been used - should be a transient state during which no additional transactions may be sent		
		010: Negative (< 0)	All credits have been used - this state would normally be reached wher SW reduces the credit limit to a smaller value by an amoutht that exceeds the currently available credits. This should be a transient state during which no transactions may be sent. As outstanding credits arrive, the counter will increment through zero to allow requests to resume		
		100: Full (== Limit)	No outstanding transactions, all credits are back		
		111: No Connection	Special signature to indicate a non-existing connection between this initiator and the target represented by this control field. Maestro implements a connectivity map where some routes may not be required, this code allows firmware to recover the implemented connectivity map between initiators and targets		
		Credit Limit			
4:0	RW	031	This 5-bit value may be programmed to set the credit limit available for this connection. It is the user firmware's responsibility to set this value correctly, so that the total number of credits assigned between all initiators does not exceed the available buffer space		

The credit counters:

The credit counter shall implement a two's complement counter using 6 bits. The counter shall be updated:

- when a credit is consumed decrement counter
- when a credit is returned by receiving a response increment counter
- when the CreditLimit is written add the value calculated by newCreditLimit oldCreditLimit. This value may be negative if the new value is smaller than the old value, effective decreasing the available credit

All 3 events may occur in the same clock cycle!

At reset the counter shall be cleared to zero or preset to a positive value

Any counter value ≤ 0 indicates that no credits are available and requests must not be sent

5.a

The Credit Control Registers (CCR) in CSR space:

- Ncore architecture may eventually support up to 32 DCE/DMI/DII and we shall plan our register map accordingly
- Each agent will be assigned an ordinal number withing its group (0..31)
- For AIU/NCAIU, each 32-bit Funit.CSR[index] shall pack credit control fields for all agent types (DCE, DMI, DII) using the same index, starting at the least significant byte, for example:

 $AIU[x].CCR[0] = \{0xE0, DII0.CCF, DMI0.CCF, DCE0.CCF\}$ $AIU[x].CCR[1] = \{0xE0, DII1.CCF, DMI1.CCF, DCE1.CCF\}$

 For DCE the register layout may be optimized to pack control fields for 4 DMI targets into a single register:

DCE[x].CCR[0]= {0xE0, 0xE0, DMI1.CCF, DMI0.CCF} - example with 2 DMIs, the other 2 slots indicate that there is no connection to DMI2 and DMI3, should they exist. This scheme supports optimization for interleaved DCE/DMI configurations

- Registers shall be filled, starting at address 0xblah within each unit
- The number of registers created shall be determined by the unit with the highest index
- Partially filled slots in registers shall be initialized with 0xE0, indicating to firmware that either no unit exists with this index or that the connection between this initiator and the target, mapped into this slot, is not implemented (no path exists)

The Skid Buffer Size Info Register (SBSIR) in CSR space:

Each unit implementing a skid buffer at its frontend shall announce the implemented size of the skid buffer in a CSR read-only register or a read-only field in an existing register.

The register shall be using this format:

	Bit	Туре	Meaning	Description
	7:0	RO	SkidBufArb (0 255)	Number of entries visible to arbitration in s split skid buffer configuration, value must be ≤ SkidBufSiz This value is supplied by a new parameter: nSkidBufArb
Ī	15:8	RZ	Reserved (0)	Keep for future expansion
	25:16	RO	SkidBufSize (1023)	Total Size of skid buffer implementation - this value may be identical to SkidBufArb if no split skid buffer has been implemented This value is supplied by a new parameter: nSkidBufSize
	30:26	RZ	Reserved	Keep for future expansion
	31	RO	Valid = 1	Valid bit, indicates presence of the register

The CSR address space for DCE/DMI/DII has an empty slot at 0xFF8 which shall be used to implement this register



Software Support (Maestro)

A.I.		· · ·	· 1 1 CC
New parameters are req	HIRAG TO (CONTIGUICA SL	ad hutter
ively parameters are req	unca to t	confinguic or	du bullet.

Name: nSkidBufSize					Visibility: User
	Architecture		Release		Default
	min.	max.	min.	max.	
Value	4	256	4	256	nSkidBufArb
Constraints		≥ nSkio	dBufArb		
Customer Description	Total depth of skid buffer for this unit. The skid buffer is used to stage transaction requests from initiator agents. The number of required entries may be determined by traffic requirements and analysis using performance modeling. This value sets the total budget of protocol credits available for distribution.				© '
Engineering Description	ů i				
Name: nSkidBufArb	Name: nSkidBufArb			Visibility: User	
	Architecture		Release		Default
	min.	max.	min.	max.	
Value	4	64	4	64	16
Constraints	≤ nSkidBufSize				
Customer Description	Depth of skid buffer visible to arbitration. This value determines the size of the arbitration window within which arriving requests are selected based on QoS, priority and arrival time. It is recommended to start with a reasonably value for performance analysis - the area of a skid buffer grows with the square of this number and larger options will also significantly impact timing				
Engineering Description	This value sets the number of entries within the skid buffer that is visible to arbitration				

Ul impact - what does the user see, options

New parameters to configure skid buffer:

The user interface shall provide a means to define two size parameters, **nSkidBufSiz** and **nSkidBufArb** for each DCE/DMI and DII (command input buffer).

- Each function unit may be assigned a different value for these parameters
- The design time assigned value shall be reflected in the unit's **Skid Buffer Size Info Register**

Arteris Company Confidential

Arteris