


Ncore 3.6 User Guide



This product has patents pending and is covered by US Patent Nos. 9,652,391, 9,542,316, 10,133,671, 10,255,183, 10,025,677, 10,146,615. All rights reserved.

Arteris, FlexNoC, FlexWay, FlexLLI, FlexPSI, FlexEdit, FlexArtist, FlexExplorer, FlexVerifier, Piano, FlexNoC Physical, Conductor, NoC, Arteris IP, Ncore, and CodaCache are trademarks or registered trademarks of Arteris, Inc. or its applicable affiliates.

Doc Name	Revision	Date	Description
100010_UG_3.6.4	1.0_A.1	Sep 2024	Release Update
100010_UG_3.6.3	1.0_A.1	Jun 2024	Release Update
100010_UG_3.6.2	1.0_A.1	Mar 2024	Release Update
100010_UG_3.6.1	1.0_A.1	Jan 2024	Release Update
100010_UG_3.6	1.0_A.1	Nov 2023	Initial Release

Confidentiality and Proprietary Notice

This document is CONFIDENTIAL AND PROPRIETARY to Arteris, Inc. or its applicable subsidiary (collectively or as applicable, "Arteris" or "Arteris IP"), and any use by you is subject to the terms of the agreement between you and Arteris IP or the terms of the agreement between you and the party authorized by Arteris IP to disclose this document to you.

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. This document may not be reproduced in any form by any means without the express prior written permission of Arteris IP. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated. You are prohibited from altering or deleting this notice from any use by you of this document. Your shall not use or permit others to use the information: (i) for the purposes of determining whether implementations infringe any third party patents; (ii) for developing technology or products which avoid any of Arteris IP's intellectual property; or (iii) as a reference for modifying existing patents or patent applications or creating any continuation, continuation in part, or extension of existing patents or patent applications; or (iv) for generating data for publication or disclosure to third parties, which compares the performance or functionality of the Arteris IP technology described in this document with any other products created by you or a third party, without obtaining Arteris IP's prior written consent.

THIS DOCUMENT IS PROVIDED "AS IS". ARTERIS IP PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING WITHOUT LIMITATION THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. TO THE EXTENT NOT PROHIBITED BY LAW, ARTERIS IP WILL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARTERIS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You shall be solely responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Arteris IP may make changes to this document at any time and without notice. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the agreement shall prevail.

The Arteris IP name and corporate logo, and words marked with ® are registered trademarks or trademarks of Arteris (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arteris IP's trademark usage guidelines, available from Arteris IP upon request. Other trademarks are the property of their respective owners.

Copyright © 2021-2023 Arteris Inc. or its applicable subsidiary. All rights reserved.

Confidentiality Status: This document is Confidential and Proprietary. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arteris IP and the recipient party from Arteris IP.

Contents

1	Introduction	7
1.1	Features	9
1.2	About the Project File	10
1.3	Design Configuration Workflow	10
1.3.1	Ncore Workflow Phases	10
2	Graphical User Interface	13
2.1	The Maestro Workspace	14
2.2	Maestro Menus and Shortcuts	15
2.2.1	File Menu	15
2.2.2	Edit Menu	16
2.2.3	Flow Menu	17
2.2.4	View Menu	18
2.2.5	Window Menu	18
2.2.6	Help Menu	19
2.3	Horizontal Toolbar	20
2.3.1	Flow Navigator Ribbon	21
2.4	Maestro Panes	21
2.4.1	Tasks View Pane	22
2.4.2	Project Tree Pane	22
2.4.3	Object Editor pane	23
2.4.4	Parameter View Pane	23
2.4.5	Console Interface Pane and Other tabs	24
2.5	Topology Editor Toolbar	26
2.6	Additional UI Features	28
2.6.1	Undock and restore the Maestro interface	28
2.6.2	Maestro Settings Dialog	28
2.6.3	Topology Editor Settings	29
3	SoC Specification (Phase 1)	31
3.1	SoC Specification Overview	31
3.1.1	Chip	31
3.1.2	Power Regions and Domains	31
3.1.3	Clock Regions, Clock Domains, and Clock Subdomains	31
3.1.4	Before you Begin Phase 1	33
3.1.5	Open Maestro	33
3.1.6	Create a New Project	33
3.1.7	Create a Chip	34
3.1.8	Create a Power and Clock Region	34

3.1.9	Create a Power Domain	34
3.1.10	Configure the Power Region Parameters	34
3.1.11	Configure the Power Domain Parameters	34
3.1.12	Configure Clock Region Parameters	35
3.1.13	Configure Clock Domain Parameters	35
3.1.14	Create Clock Subdomain Parameters	36
3.1.15	Clock Domain Parameter Descriptions	36
3.2	Create a System and a Subsystem	37
3.2.1	SoC Specification Configuration Verification Test	37
3.2.2	Setting the Safety Configuration	38
4	System Assembly (Phase 2)	41
4.1	System Assembly Socket Overview	41
4.2	Socket Configuration Procedures	43
4.2.1	Common Socket Configuration Procedures	44
4.2.2	Configure a CAIU Socket	44
4.2.3	Multiple Initiator Socket	45
4.2.4	Configure an NCAIU Socket	46
4.2.5	Configure a DMI Socket	46
4.2.6	Configure a DII Socket	47
4.2.7	Create an APB Socket for External Access to the CSR Network	47
4.2.8	Selection of Number of DCEs	47
4.2.9	Selection of DVM	47
4.2.10	Protocol Parameters	47
4.3	Memory Map	48
4.4	DMI Interleaving Procedure	48
4.4.1	Memory Interleaving Function	49
4.4.2	Create Memory Map	49
4.4.3	Create Initiator Groups	49
4.4.4	DCE Interleaving	50
4.4.5	Create a Memory Set	50
4.4.6	Create a Memory Interleave Group Set	50
4.4.7	Create Memory Interleaving Function	50
4.4.8	Create Boot Region	51
4.4.9	Create Configuration Region	51
4.5	System Assembly/Communication	52
4.5.1	Create Default Connectivity	52
5	Structural Design (Architecture, Phase 3)	53
5.1	Configure a Transport Solution	54
5.2	Automation Tool Overview	54
5.2.1	Select a Template from the TransportSolution	54
5.2.2	Run the Interface Inserter Tool	55
5.2.3	Configure Ncore Caches	55
5.2.4	Configure Snoop Filters	56
5.2.5	Configure Ncore Credits	56
5.2.6	Create a Topology : Preparing it for Manual Editing	56
5.2.7	Topology Editor : View the Structural Design Architecture	56
5.2.8	Run the Insert Interrupt Handling Tool	56

5.2.9	Run the Insert Resiliency Tool	57
5.2.10	Run the Insert Configuration Network Tool	57
5.3	Topologies	58
5.3.1	Mesh topology	58
5.4	Merging Two Switches	59
5.5	Using the Topology Editor	60
5.5.1	Topology Editor Preferences	60
5.5.2	Switches	60
5.5.3	Connectivity Table	62
5.5.4	Route Editing	63
5.5.5	Adapters	64
5.5.6	Clock Adapters	65
6	Mapping (Phase 4)	67
6.1	Run the Mapping Tool	67
7	Architectural Refinement (Phase 5)	69
7.1	Refine the Design Architecture	69
7.2	Topology Editor Tools and Controls	69
7.2.1	Topology Editor	69
7.2.2	Parameter View	70
7.2.3	Topology Filters Editor	70
7.2.4	Connectivity Table and Routing Table	72
8	Export Design (Phase 6)	73
8.1	Export a Design	73
9	Maestro Demonstration Design	75
9.1	Introduction	75
9.2	Phase 1 - SoC (Chip) Specification	75
9.3	Phase 2 - System Assembly	78
9.4	Phase 3 - Structural Design (Architecture)	85
9.5	Phase 4 - Mapping	90
9.6	Phase 5 - Refinement	90
9.7	Phase 6 - Export	91
9.8	Topology Editing Exercise	91
10	Maestro Parameters	105
11	Glossary	125
	Index	129

1

Introduction

Arteris Ncore® is a configurable, scalable interconnect IP product that enables the design of high-performance heterogeneous SoCs by integrating fully coherent, IO coherent, and non-coherent agents into complex SoCs.


Ncore supports AMBA CHI and AMBA ACE fully coherent agents simultaneously, AMBA ACE-Lite IO-coherent agents, and AMBA AXI4 non-coherent agents. The non-coherent architecture may be further complemented using the Arteris FexNoC non-coherent IP product.

Additionally, the Ncore Resilience Package provides functional safety features for ISO 26262 qualification. See the *Ncore Reference Manual* for a detailed description of the interconnect architecture and hardware features.

Ncore is configured, built and optimized using the Arteris Maestro GUI, which guides users through specification, design, validation and output of SoC design collateral.

This user guide outlines the Maestro SoC workflow phases, from architecture to export, and includes a Demonstration Design that users may find useful to complete as an introduction to the flow.

[Figure 1](#) shows the elements of an Ncore-based SoC.

Figure 1. Ncore Functional View

1.1 Features

Ncore supports an extensive feature set and configurability options to optimize SoCs across a wide gamut of performance, power, bandwidth and application requirements.

The Ncore features include:

- Up to 64 (CAIU) coherent ports supporting either AMBA CHI-E, AMBA CHI-B or AMBA ACE protocols
- Configurable distributed Snoop Filters (SF)
- Up to 64 (NCAIU) configurable as IO coherent ACE-Lite ports, or non-coherent AXI4 ports (AXI4 with Proxy cache option)
- Up to 16 (DMI) memory ports, supporting AXI4, address interleaving and System Memory Cache / Scratchpad options
- Up to 16 (DII) peripheral ports supporting AXI4
- Up to 16 (DCE) directory ports for coherency control
- Configuration Space Registers (CSR) accessed as an Ncore3 DII, and optionally an AMBA APB interface externally
- Configurable memory map options, supporting DMI interleaving and run-time options
- Boot region configuration and remap
- DCEs, DMIs and groups of initiators can interleaved with each other, dramatically reducing the network connectivity
- Support for ASIL Functional Safety standards
- Error reporting
- Performance monitors for latency, bandwidth and debug
- Multiple clock domains
- Highly configurable proprietary coherent interconnect topology
- Configurable number of networks (3 or 4), and data network widths (64, 128 and 256bit data)
- Topology can be selected and optimized per network, interactively in Maestro
- High performance, scalable solution 1.6 GHz in a 16 FFC process

Maestro exports include:

- Verilog RTL and SDC timing constraints
- Example Synthesis scripts
- Extensible UVM test environment
- System C models

- IP-XACT
- CSR space register documentation

1.2 About the Project File


Ncore stores each design in a Maestro Project File (MPF). The file contains all of the design data required by Ncore for a specific project.

1.3 Design Configuration Workflow

The Ncore design workflow is driven by the Maestro GUI. Maestro comprises a client component and a server component.


- The client includes all designer-visible functionality from specification through to refinement and design checking.
- The server component, which can be run at Arteris or on-premises depending on the license agreements, is invoked during the design workflow to generate RTL and collaterals as listed above.

Figure 2. Maestro client-server component



1.3.1 Ncore Workflow Phases

The Ncore workflow encompasses a sequence of design actions known as phases as shown in the following figure.



You perform the design actions and are assisted by Maestro.

1. Phase 1 - The SoC Specification is the phase of the design flow that defines a chip, power domains and regions, clock domains, and subdomains. See “[SoC Specification \(Phase 1\)](#)”. Setting the safety ASIL value is also part of this phase.
2. Phase 2 - The System Assembly phase of the design flow defines sockets, memory maps, and connectivity requirements. See “[System Assembly \(Phase 2\)](#)”.
3. Phase 3 - The Structural (Architectural) Design phase of the design flow is where the topology solution is created to meet the performance requirements of the design and includes creation and configuration of Ncore caches, and inserting the Resiliency and CSR networks. Users can manually select and configure each network. See “[Structural Design \(Architecture, Phase 3\)](#)”.
4. Phase 4 - Mapping is the phase of the design flow that casts the solution(s) of the previous point into specific versions of specific components in the Arteris IP library. See “[Mapping \(Phase 4\)](#)”.
5. Phase 5 - Architectural Refinement is the phase of the design flow during which the designer can fine-tune parameters to achieve specific PPA objectives, for example, choosing buffer sizes, tweaking arbitration policies, deploying pipe stages to achieve timing closure, etc. See “[Architectural Refinement \(Phase 5\)](#)”.
6. Phase 6 - Export is the phase of the design flow that invokes the server component of Maestro to generate RTL and collaterals. This process is only allowed if the design is clear of any outstanding errors. See “[Export Design \(Phase 6\)](#)”.

Throughout the design flow, Maestro provides guidance to the designer about the current and next steps. Several actions are automated to minimize the iteration time and the possibility of misconfiguration. Additionally, checks are performed in the flow to prevent incorrect parameterizations.

Graphical User Interface

This chapter describes the Maestro Graphical User Interface.

Maestro software is the complete software environment provided to the user when they license an ArterisIP product. The terms Maestro software, Maestro cockpit, or Maestro, will be used to describe the Maestro software.

- “The Maestro Workspace” on page 14
- “Maestro Menus and Shortcuts” on page 15
- “Horizontal Toolbar” on page 20
- “Maestro Panes” on page 21
- “Topology Editor Toolbar” on page 26
- “Additional UI Features” on page 28

2.1 The Maestro Workspace




Table 1. The Maestro workspace

Key	Name	Description
A	Maestro Menus	Provides access to Maestro menus. See “ Maestro Menus and Shortcuts ”.
B	Horizontal Toolbar	Provides quick access to Maestro tools and functions. See “ Horizontal Toolbar ”.
C	Project Tree pane	View the Project Tree of the database. The Project tab shows the name of the project. See “ Project Tree Pane ”.
D	Tasks View pane	View tasks within a Phase, which provide a workflow for completing the phase. See “ Tasks View Pane ”.
E	Object Editor pane	View the information about selected objects. See “ Object Editor pane ”.
F	Parameter View pane	View Maestro parameters. See “ Parameter View Pane ”.
G	Groups pane	Shows project groups.
H	Console pane	Command line and project log interface. Provides access to Issues, Help, and Global find. See “ Console Interface Pane and Other tabs ”.
	Dock Widgets	Panes can be undocked and moved using the widget in the upper right of each pane. Use the dock widget to restore the pane. Use X to delete the pane.

2.2 Maestro Menus and Shortcuts

- “File Menu”
- “Edit Menu”
- “Flow Menu”
- “View Menu”
- “Window Menu”
- “Help Menu”

2.2.1 File Menu

The top portion of the File Menu provides controls and commands related to Ncore Project (i.e., .mpf). The bottom portion of the File Menu provides access to basic text file manipulation.




Table 2. File menu descriptions

Control	Description
New project	Create a new Maestro project.
Open project	Open a Maestro project. The project file suffix is *.mpf. You can only have one project open at a time.
Close project	Close the current project.
Save project	Save the current project. Tip: Maestro automatically saves the project when you close the terminal session
Save project As	Save a copy of the project that is currently open. Tip: Maestro automatically saves the project when you close the terminal session.
Recent projects	List recent projects.
New file	Open a text editor in the center window.

Table 2. File menu descriptions

Control	Description
Open file	View a list of files in the Maestro directory that can be opened in a text editor.
Close file	Close a text file.
Save file	Save a text file.
Save file As	Save a copy of the text file that is currently open.
Recent files	List recent files.
Settings	View a page that you can use to edit the properties assigned to the Maestro desktop. For example, you can change the colors of each Maestro component and enable or disable the display of functions. See “Maestro Settings Dialog” on page 28.
Exit Maestro	Close the current Maestro terminal session.

2.2.2 Edit Menu

This section explains how to use the controls and icons that are displayed in the Edit menu.

**Table 3. Edit menu descriptions**


Control	Description
Undo	Undo the previous action.
Redo	Redo the previous action.
Cut	Cut the selected object.
Copy	Copy the selected object.
Paste	Paste the copied object.
Delete	Delete the selected object.

Table 3. Edit menu descriptions

Control	Description
Select all	Select all objects in a window.
Global find	Find and highlight all search terms in all Arteris databases.
Find	Find a single term in all Arteris databases.
Find Next	Find the next instance of a single term in the Arteris database.
Find Previous	Find the previous of a single term in the Arteris database.
Go to	Go to an object that contains the search term.

2.2.3 Flow Menu

This section explains how to use the controls and icons that are displayed in the Flow menu.

**Table 4. Flow menu descriptions**

Control	Description
Save and Execute	Save and execute the design.
Run All checkers	Run all checkers.
Run Design Consistency checker	Run the Design Consistency Checker.
Run Deadlock checker	Checks for deadlocks. Note: The generated topology should be deadlock free.
Run Parameter checker	Run Parameter Checkers.

Table 4. Flow menu descriptions

Control	Description
Run Combinational Loop checker	Run Combinational Loop Checker.
Generate RTL	Generate RTL for the design.
Insert Interface Units	Initialize the solution by inserting the required interface blocks (Ncore units or ATUs) in front of the sockets.
Insert Configuration Network	Inserts a CSR network to configure the components of the solution.
Configure Ncore Caches	Configure the Ncore caches.
Configure Ncore Credits	Configure the Ncore credits.
Insert Resiliency Handling	Inserts the resiliency infrastructure to provide the requested degree of resiliency.
Insert Adapters	Automatically fixes any clock or data width mismatch between connected components by inserting adapters in between.
Insert Interrupt Handling	Inserts the interrupt infrastructure to gather and accumulate interrupt signals.
Insert Power Management	Insert power management.

2.2.4 View Menu

The following table explains the use of controls and icons displayed in the View Menu.

**Table 5. View menu descriptions**


Control	Description
Redraw	Select this icon to force a redraw of the GUI.

2.2.5 Window Menu

The Window Menu has selections for Views and Layouts.



Views has similar selections as the “Maestro Settings Dialog” on page 28 and includes selections to view Issues, Topology Editor, Object Editor, Project, Parameters, Tasks, Groups, and so on.



Layouts allows you to return to the Default Layout.

2.2.6 Help Menu

Use the Help Menu to access Online Help (F1), user guide, release notes, technical support information, and so on.



Table 6. Help menu descriptions

Control	Description
Help contents	Open the complete Online Help system.
User guide	Access an Ncore guide.
Contact tech support	Access information about how to contact tech support.
Release notes	Access the Ncore Release Notes.
About Arteris	Learn more about Arteris IP.
About Maestro	Learn more about the Maestro software platform.

2.3 Horizontal Toolbar

This section explains the functions of the controls and icons provided in the horizontal toolbar.



Table 7. Toolbar Icon descriptions

Key	Icon	Name	Description
A		New project	Select this icon to open a screen where you can create a new project.
B		Open project	Open a screen where you can navigate to an existing project.
C		Save project	Saves the open project to the open MPF file. If the project is new, Maestro software prompts you to enter a file name and to select a destination directory for the file.
D		Undo	Undo an action in the project.
E		Redo	Redo an action in the project.
F		Cut	Cut the selected object.
G		Copy	Copy the selected object.
H		Paste	Paste an object that has been copied.
I		Save & Execute	Save & Execute.

Table 7. Toolbar Icon descriptions

Key	Icon	Name	Description
J		Automation	Access sub menus: - Regular Topology Generator Wizard - Insert Configuration Network - Configure Ncore Caches - Configure Ncore Credits - Insert Resiliency Handling - Insert Adapters - Insert Interrupt Handling - Insert Power Management
K		Generate RTL	Generate RTL for the design.
L		Insert Interface Units	Initialize the solution by inserting the required interface blocks (Ncore units or ATUs) in front of the sockets.
M		Toggle Single Table Mode	Toggles to display one folder/object at a time in Object Editor.
N		Toggle Flow Navigator	Toggles the horizontal ribbon which shows the flow phases of the design.

2.3.1 Flow Navigator Ribbon

Use the Flow Navigator Toggle icon in the toolbar to display a ribbon which shows the current design phase state.



Each flow stage is a high-level workflow, equivalent to a Maestro Phase which contains a set of tasks. Toggle the icon to hide the ribbon.

If you edit an object in the Project Tree, the Flow Navigator Ribbon phase state will change to reflect the object that was edited. You will need to manually return to the previous phase state by clicking in the ribbon.

2.4 Maestro Panes


The panes used by Maestro include:

- “Tasks View Pane”
- “Project Tree Pane”
- “Object Editor pane”

- “Parameter View Pane”
- “Console Interface Pane and Other tabs”

2.4.1 Tasks View Pane

The Tasks View can be used to guide the user through the Maestro design flow. The figure below is an example of a Tasks View Pane. It shows the various subsections within a particular Maestro Phase (System Assembly/Sockets). Tasks are sub-units of phases, and provide an incremental guide to sequentially completing a phase.



You can move back to a previous phase when in Tasks View, if necessary, by clicking “Move back ...” or by using the Flow Navigator ribbon. When you are done with a phase, you run checks and address outstanding issues and then move forward to the next phase.

The Tasks pane uses green and gray squares to indicate task states within each phase, as shown in this example for the SoC Specification phase.


- A green square indicates a task needs to be done.
- A faded green square indicates the task has been performed, but can be performed again (e.g., inserting a socket).
- A gray square indicates a task has been performed and does not need to be done again (e.g., inserting interface units), or the task is not applicable in the current configuration.
- If a task with a gray square is clicked, a message in the console appears informing the user that no work for that step needs to be done.

2.4.2 Project Tree Pane

The Project Tree pane displays all of the components in the database.

The figure below shows the various subsections within the Project Tree pane. This view allows you to navigate the entire project so you can view, select, and change items as needed.

Figure 3. Project Tree Example



2.4.3 Object Editor pane


The Object Editor displays parameters, values, and data about selected objects in the middle window of the Project Tree. Select the Object Editor tab to view information or close the Object Editor.

2.4.4 Parameter View Pane

The Parameters Pane allows the user to view or edit parameters appropriate for the object currently selected in the Main Window.

Parameter View and Online Documentation Access

Use the Parameter View to view and edit parameters.




Parameters can be changed by editing the value on the right. When you mouse over the value, a pop-up window appears, providing access to the Online Help Documentation for the parameter (click the blue link). Note: Parameters are described in [Maestro Parameters](#).

The Parameter pane displays parameters, values, data, and other data about the last selected object in the upper-right pane of the Project Tree. Use File > Preferences (Maestro Properties Editor) to restore the Parameter pane, if closed.

2.4.5 Console Interface Pane and Other tabs

This section describes the functions and features of the Console and other tabs. The following figure shows the default Console interface display.

Figure 4. Console Interface



- **Console tab** : Shows Maestro actions.


- **Issues tab :** Displays Information, Warnings, Fatal messages, Deprecated issues, Error messages, and Internal messages

Tag	Context	Message
GUI-1210		Cannot load page /engr/dev/releases/maestro/build/Ncore3/maestro-product/...
ADM-1030		Auto-saved mpf: .maestro/fsm.RWProject....
AUT-902		Task move_to_next_state successfully performed
AUT-902		Task initialize_solution successfully performed
REQ-50		Successfully run this automation
AUT-902		Task insert_interface_units successfully performed
AUT-902		Task configure_ncore_caches successfully performed
AUT-902		Task configure_snoop_filters successfully performed
AUT-902		Task configure_ncore_credits successfully performed

- All Error messages must be corrected before you can proceed to the next design phase.
- To filter by message type, select a button such as Warnings.
- Select the Filter by Tag icon to filter issues.
- To clear all checkboxes in the list of source types, select clear all (sweep icon).
- To set all checkboxes in the list, select all. Select one or more checkboxes to set the search parameters.

- **Help tab :** Displays help.

- **Global find tab :** Enter terms to locate an item or other information in the Arteris IP database. The search has filters (case, wildcards) and results are displayed in the console window. The results are formatted with a hyperlink to enable direct access to the selected object.



2.5 Topology Editor Toolbar

The Topology Editor toolbar is visible when using the Topology Editor (Window > Views). For examples of using the Topology Editor, see “Using the Topology Editor” on page 60.




Table 8. Topology Toolbar Icon descriptions

Key	Icon	Name	Description
A		Toggle Connectivity Table	Toggle connectivity table visibility.
B		Toggle Routes Table	Toggle routes table visibility.
C		Zoom In	Zoom window in.
D		Zoom Out	Zoom window out.
E		Zoom Selected	Fit view to selection.
F		Fit All	Fit view to all.
G		Relayout	Move from layout to grid view.
H		Stretch to View	Stretch to view in window.
I		Distribute Adapters	Distribute adapters.
J		Prepend Adapter	Prepend an adapter to selected input.

Table 8. Topology Toolbar Icon descriptions

Key	Icon	Name	Description
K		Prepend Switch	Prepend switch to all inputs of the selected object.
L		Append Adapter	Append an adapter to selected output.
M		Append Switch	Append switch to all outputs of the selected object.
N		Insert Adapter	Insert an adapter to selected route segments.
O		Insert Switch	Insert a switch on selected route segments.
P		Split Switch	Split the selected switch.
Q		Create Unconnected Switch	Create an unconnected switch.
R		Delete Item	Delete the selected item.
S		Merge Switch	Merge selected switches or toggle mode where switches can be merged by drag and drop.
T		Toggle Select Routes Mode	Toggle mode where routes are selected by clicking links.
U		Toggle Topology Editor	Toggle Topology Configuration editor settings pane used to configure topology interface.

2.6 Additional UI Features

2.6.1 Undock and restore the Maestro interface


Use these steps to undock and restore the Maestro interface.

1. Click a tab in the Console section of the window. For example, select the Console tab.
2. Select the dockable icon (mid-right above “Find”).
3. Drag the Console tab to its new location.
4. To restore the default view of each tab in the console, select the top bar of each tab.
5. Release the left mouse button to redock the tab in its default location.

2.6.2 Maestro Settings Dialog

To view and modify the Maestro GUI related properties, complete the following steps.

1. Select File > Settings. The Settings dialog is displayed and shows the General tab.




The fields in the tabs of the dialog can be used to:

- Show / hide the startup screen.
- Change the font size for the Tcl console, Text Editor, and Maestro.
- Show parameter Tcl names and startup screen.
- Show interface units in network.
- Set message suppression level.

- Limit scrollback in the console.
- Select the Color Maps to configure a custom color palette for a selected parameter.
- Set the path to the Online Help file.
- Use a desktop busy cursor to make the cursor visible (if not visible).
- Use native dialogs to match the style of the current operation system.

2.6.3 Topology Editor Settings

Use the Topology Editor Settings pane to configure the topology interface.



SoC Specification (Phase 1)

SoC specification is the first phase of the Maestro design flow. The phase focuses on the power and clock physical specifications used by the system under design.

3.1 SoC Specification Overview

In Phase 1, you will create a chip and then specify the properties of the power and clock distribution within the chip. Maestro requires clearly defined relationships between how design components are connected to the power and clock networks.

3.1.1 Chip

The first task in SoC Specification is the creation of a chip. The chip is the container for everything else in the design. A chip correlates to a silicon die.

3.1.2 Power Regions and Domains

Ncore supports a logical hierarchy of power and clock inputs and enables handling of power management.

At the highest level, the chip is subdivided into one or more Power Regions. The main property of a Power Region is the supply voltage. The chip therefore represents a portion of the chip that runs at that voltage. Ncore 3 only supports one power region and one power domain.


3.1.3 Clock Regions, Clock Domains, and Clock Subdomains

This section provides information about various clocking concepts in Maestro.

The chip is divided into one or more clock regions. A clock region represents a subdivision of the chip that is directly or indirectly fed clock signals that originate from a given clock source, such as a PLL output. A clock region is designed to be entirely contained within a power region. One reason to constrain the clock within a power region is to minimize the possibility of timing jitter caused by fluctuations in the PLL power supply.

Clock regions contain one or more clock domains. A clock domain is a portion of the clock region that might be gated for power management. You can define any number of clock domains. Maestro requires at least one clock domain, even if gating is not specified.

Figure 5. Clock Regions, Domains, Subdomains, and clock signals



Note A clock domain is constrained to be entirely enclosed in a Power Domain.

A clock domain can only have one clock subdomain. A clock subdomain represents a manipulation of the clock signal. Examples of manipulation include division or edge suppression. A minimum of one clock subdomain must be defined, even if it represents the direct propagation of the clock domain's signal.

Note Ncore does not provide internal clock manipulation logic. For example, there are no gaters or dividers that only provide clock domain crossing logic. Therefore, clock subdomains correspond to the actual clock signals that connect to the system at the RTL level. In comparison, concepts of a clock region and a clock domain only serve to encode the relationships between these clock signals. The direct RTL equivalent is outside the scope of Ncore.

Note Because clock edges can be aligned or mesochronous, optimized crossing logic can be instantiated if the interconnect must span across clock subdomains that descend from a common clock domain. Clock subdomains that descend from independent ancestors always trigger the insertion of dual-clock FIFOs.

Ncore uses the parameters configured in Phase 1 to help ensure that subsequent phases of the design flow are configured to follow the correct clock and power parameters.

Note All instances of Arteris blocks must be attached to at least one clock subdomain. The attachments can be defined automatically or by manual configuration. At least one clock subdomain must be defined before the flow can proceed to Phase 2, which has a small number of blocks, such as those that provide internal clock crossing capabilities, and can connect to multiple clock subdomains.

3.1.4 Before you Begin Phase 1

The instructions in this section are based on the following assumptions:

- The Maestro and Ncore software successfully installed and activated.
- You can access the Maestro Graphical User Interface.
- The appropriate license file(s) are present.

Refer to the *Getting Started Guide* for more information.

Tasks for this phase:

Tasks	
	Initialize an Ncore design
	Create Power/Clock Partitioning
	Run Checks
	View Outstanding Issues
	Move forward to SoC Specification/Safety

About the project names

At the beginning of the project, you create a file named `<projectname>.mpf` in a selected directory. When you exit Maestro, all configuration and data related to the design is saved in this file.

3.1.5 Open Maestro

1. Open the Maestro Graphical User Interface. A splash screen is displayed by default. The startup screen can be turned off using the Maestro Properties Editor (File > Preferences).
2. The Flow Navigator displays a ribbon with the names of the Ncore design phases.

3.1.6 Create a New Project

To create a project:

1. In the Maestro menu bar, select File > New project. The Create Project window is displayed. In the Project Name text box, enter a name for the new project.

2. Enter the Project and File names for your project.
3. In the “Create In” textbox, accept the default directory as the location to store the new project -- or -- select Browse to store the new project in a different directory.
4. Select the License dropdown list to display the names of available license(s), and select a license from the license list.
5. Click Create. The new project is created in the directory selected above.

3.1.7 Create a Chip

1. In Tasks View, click “Initialize an Ncore design”.
2. The Project Tree will be populated with a default chip, system, and subsystem (power domain, one clock region, and one clock domain).
3. The name of the chip is called "default_chip". To rename it, double-click on "default_chip" and enter a new name.

Use Tasks View as your primary guide as you move through the phases of the design.

3.1.8 Create a Power and Clock Region

1. Click on the "Create Power/Clock Partitioning" in the Task view.
2. A set of default power and clock regions are automatically created.
3. To change the names, double-click on the name and enter a new name.
4. A power region can also be created by right-clicking on the Power directory in the Project Tree.
5. A clock region can also be created by right-clicking on the Clock directory in the Project Tree.

3.1.9 Create a Power Domain

This is done automatically during Create Power/Clock Partitioning. A Power Domain consists of one Power Region and one Power Domain.

3.1.10 Configure the Power Region Parameters

To configure Power Region parameters:

1. Click on the Power Region name in the Project Tree.
2. The Object Editor will display the parameters in the main window.
3. Enter a value in the Voltage field. The Voltage units are in mV.
All views are refreshed with the new parameter values.

3.1.11 Configure the Power Domain Parameters

To configure Power Domain parameters:

1. Click on the Power Domain name in the Project Tree.
2. The Object Editor will display the parameters in the main window.
3. Power domain Gating is set to “always_on” and cannot be changed.

Power Region and Domain Parameter Descriptions

This section describes the parameter names and values used during Power Region and Domain configuration.

Power Region

A Power Region represents a common property in term of clock and power supply for the logic that it contains. Power Regions are subdivided into domains.

Voltage

Voltage of the power supply of the Power Region

This value represents contains the voltage value or set of values (DVFS) used by the Power Management Unit (PMU) supply.

Power Domain

A Power Domain object represents a subset of a Power Region that contains the set of states into which the domain can be placed. The states are either ON or OFF. Powering down a Power Domain is not supported.

Gating

The gating value determines whether the clock specified in the parent clock region is subject to gating when sent to a portion of the chip (clock domain). If different gating signals can modulate the clock from the same clock region, each must be modeled as a separate clock domain. Ungated propagation is also modeled as its own clock domain. Since powering down is not supported, the gating option is always “always_on”.

3.1.12 Configure Clock Region Parameters

1. Select a clock region in the Project Tree.
2. In the Object Editor or Parameter View, select the down arrow in the Power Region field. A list will be displayed containing the path names of available Power Region(s).
3. Select a path name of a Power Region.
4. Enter a value in the Frequency (MHz) text box.
All views are refreshed with the new parameter values.

3.1.13 Configure Clock Domain Parameters

1. Select a clock domain in the Project Tree.
The Object Editor and Parameter View display the clock domain name and two additional parameters that require configuration.

2. Select the down arrow in the Power Domain field. A list displays the path names for available Power Domains.
3. Select a Power Domain from the list.
4. Select the down arrow in the Gating field. A list containing two values is displayed.
5. Select either always_on or external.

All views are refreshed with the new parameter values.

3.1.14 Create Clock Subdomain Parameters

Currently, a clock subdomain does not have any parameters to configure.

3.1.15 Clock Domain Parameter Descriptions

This section describes the parameter names and values used during clock region configuration.

Clock Region

The name of the clock region.

Power Region

Power Region this object is inside of.

Frequency (MHz)

Frequency of the input clock signal of the clock region.

Clock Domain

The name of the clock domain.

Power Domain

The name of the Power Domain that this object is in.

Gating

The only setting is “always_on”.

Clock Subdomain

The name of the clock subdomain.

Unit-level Clock Gating

Whether it is desired that units receiving a clock signal from this clock subdomain should be subject to unit-level clock gating, when possible, for power savings. Disabling this optimization might help timing.

Note The instructions in the next section assume that you have a .mpf project file open.

3.2 Create a System and a Subsystem

To create a system and subsystem, complete the following steps. The subsystem is a self-standing portion of the architectural design. The subsystem communicates with the rest of the system by way of sockets and ports.

Restriction: You can create only one cache-coherent Ncore system and one subsystem.

If you created the chip through the Task View task, a default system and subsystem is already added/created which makes these steps unnecessary.

1. Expand Chips <chip name>.
2. In the Project Tree, right-click <chip name>. A menu is displayed.
3. Select Create > System.
4. Enter the name of the new system.
5. Select OK. The Object Editor and Parameter View display the system name.
6. Right-click the name of the new system. A menu is displayed.
7. Select Create > Subsystem.
8. Enter a name for the new subsystem.
9. Select OK.

The Object Editor and the Parameter View are updated.

3.2.1 SoC Specification Configuration Verification Test

To verify successful completion of Phase 1, complete the following steps.

1. Select the Flow Navigator ribbon.
2. Expand SoC Specification > Domains.
3. Check for any issues to ensure the SoC Specification (Phase 1) was completed successfully.
4. Select the Project Tree.
5. Expand Chips <chip name>.
6. Expand the System directory.
7. Verify that the subsystem directory is present.


Select the Project Tree and complete the following steps.

1. Review the Issues console to detect errors, warnings or messages relating to the SoC specification phase.
2. Correct any error conditions as required.
3. Continue to correct errors until after clicking “Run Checks” in the Task View the console displays the message that all tasks were cleared successfully.

3.2.2 Setting the Safety Configuration

After running checks in SoC Specification/Domains, the next step is to move forward to SoC Specification/Safety.

Tasks for this phase:



Click “Set Safety Configuration” to select resiliency and functional safety setting levels. Safety settings in Ncore can be set for designs in which those features are required (e.g., automotive chips). Ncore 3 supports three different ASIL levels: ASIL_A, ASIL_B, and ASIL_D.

The following are the safety configurations which can be chosen. Each configuration has a set of parameters. If a parameter is listed as user-settable, then the value picked by the ASIL setting can be later changed by the user.

- NO_ASIL : resilienceEnabled is false, duplicationEnabled is false, memoryProtectionType is NONE and user-settable, resiliencyProtectionType is NONE and user-settable.
- ASIL_A : resilienceEnabled is true, duplicationEnabled is false, memoryProtectionType is PARITY and user-settable, resiliencyProtectionType PARITY is user-settable.
- ASIL_B : resilienceEnabled is true, duplicationEnabled is true, memoryProtectionType is PARITY and user-settable, resiliencyProtectionType PARITY is user-settable.
- ASIL_D : resilienceEnabled is true, duplicationEnabled is true, memoryProtectionType is SECDED only (i.e., Single Error Correction, Double Error Detection), resiliencyProtectionType is SECDED only.
- NOT_SET : No ASIL set.

Note

If no safety features are required, then select NO_ASIL.

Values that are mandatory for a particular ASIL level are not allowed to be changed. For ASIL-D, for example, all the values are hard-coded and frozen to the highest safety settings.

Safety Configuration parameters can be edited in the Object Editor or by selection from the Project Tree. The following example shows the ASIL_D selection selection by the Object Editor.

SafetyConfiguration	Current ASIL Level	Interconnect protection type	Memory Protection	Resilience	Unit duplication
safetyconfig	ASIL_D	SECDED	SECDED	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>

4


System Assembly (Phase 2)

The Ncore system is composed of logical elements, such as systems and subsystems. This Ncore release supports only one system and one subsystem.

A subsystem is a self-standing portion of the architectural design. The subsystem communicates with the rest of the system by way of sockets and ports. Sockets, for example, AXI and CHI, are the main input and output of the subsystem. Sockets interface with the IP library.

In this phase you will configure sockets and a memory map in the subsystem. Ncore features a highly flexible, runtime-programmable storage architecture. With the exception of the CSR region, (a hard-coded memory address) you are not required to enter memory addresses in this phase.

Tasks for this phase:



4.1 System Assembly Socket Overview

This section contains reference and conceptual information about sockets in Ncore.

You must specify a set of interface sockets to connect to your IPs. The following information is required to configure each socket:

- A Protocol.
- A Function. The function of the Socket is to define which type of Ncore Unit is deployed on the inside of the subsystem. Allowable values are:
 - The INITIATOR function determines whether the socket is going to be a CAIU or an NCAIU.
 - The MEMORY function can only be assigned to targets connected to memories. Selecting a MEMORY function determines that the socket is a DMI.
 - The MULTI_INITIATOR function specifies the socket to be implemented with multiple NCAIU and a single SMI interface. This allows integration of more IP without having more network connectivity (see “Multiple Initiator Socket” on page 45).
 - The PERIPHERAL function can only be assigned to targets connected to peripherals. Selecting a PERIPHERAL function determines that the socket is a DII.
 - The EXTERNAL_DEBUG function configures the socket to enable of a hung Ncore system. The protocol has a fixed value of APB4, a fixed address width of 24 bits, and a fixed data width of 32 bits.
- A Clock Subdomain. During socket creation you must select a clock subdomain which specifies the clock at which the socket operates.

More protocol-specific parameter values might require connection during socket creation (see “Common Socket Parameter Descriptions” on page 44).

Sockets expose the signals they describe as bundles of related ports of the IPG or unit that contain them. For instance, an AMBA/AXI socket describes all the ports in the AXI interface as a bundle of related ports.

Sockets are bound through association with a subdomain clock object. All signals of the socket are synchronized to the selected subdomain clock object. A clock subdomain belongs to a particular clock domain. The clock domain is related to a particular Power Domain. The validity of the signals of the socket follow the same rules as all of the logic inside the Power Domain. If the domain is OFF, output signals are floating.

Socket creation rules include:

- Selecting the type of socket and the protocol.
- Setting parameters according to the requirements of the selected protocol.
- Determining the maximum number of sockets permitted for a selected protocol.
- Consideration of inter-socket dependencies and compatibility

Socket parameters are configured directly by you in this phase.

When two sockets that have configuration information are connected, Maestro checks that the protocol and parameters are compatible.

Each socket in a cache-coherent interconnect is automatically attached to a Network Interface Unit.

[Figure 6](#) shows sockets distributed around the edge of the Ncore subsystem.

[Table 9](#) shows the Cache-Coherent Interconnect Socket NIU bindings and supported protocols.

Figure 6. Subsystem and Socket Example




Table 9. Cache-Coherent Interconnect Socket NIU bindings and supported protocols

Interface Unit Name	Binds to socket objects and supported protocols
Coherent-Agent Interface Unit (CAIU)	ACE CHI-B, CHI-E
Non-Coherent Agent Interface Unit (NCAIU)	AXI4 ACE-Lite ACE5-Lite
Distributed Coherency Engine (DCE)	Does not bind to any socket objects.
Distributed Memory Interface (DMI)	AXI4
Distributed IO Interface (DII)	AXI4
Distributed Virtual Memory System Engine (DVE)	Does not bind to any socket objects.

4.2 Socket Configuration Procedures

This procedure assumes you are connected to an Ncore project.

4.2.1 Common Socket Configuration Procedures

The following parameters must be configured for every socket. Note: You must be in at least the Socket Assembly phase in the Task View to perform these tasks

1. In the Project Tree, navigate to the subsystem.
2. Right-click Sockets. A menu is displayed.
3. Select Create from the menu.
4. Assign a name to the new socket. Click OK.
5. Select the down arrow in the Domain column. A list of paths to the clock subdomains paths is displayed. Scroll the list of paths. Select the path of the clock subdomain that you want to associate with the Domain parameter.
6. Select the down arrow in the Protocol column. A list of Protocol types is displayed. Select a Protocol Type to use as the Protocol parameter value.
7. Configure the values that are specific to the protocol type selected in step 6.

Common Socket Parameter Descriptions

This section describes the parameters that are common to socket configuration.

Name

The name of the coherent network interface object.

Domain

This parameter displays the paths to the clock subdomain configured for the object.

Protocol

This parameter displays a list of Protocol Types.

Function

This parameter displays the function selected for the socket.

4.2.2 Configure a CAIU Socket

Note

The procedures in the following section describe how to configure socket parameter values in the Object Editor. You can also configure parameter values in the Parameter View pane.

Complete the following steps to configure the parameter values for a CAIU socket.

1. Complete the steps in [section 4.2.1](#).
2. Enter additional parameters per your design for ACE, CHI-B, or CHI-E as described in the following steps.
3. If the protocol selected is ACE, these additional parameters should be entered:
 - Width of the Ar Id: Specify the width of the Ar Id bits. Range is 1 to 20.

- Width of Aw Id: Specify the width of the Aw Id bits. Range is 1 to 20.
 - AXI data bus width: Specify the data width. The data bus width options are 64, 128, and 256 bits.
 - Width of Address: Specify the address width: The address width options are 32, 40, 44, or 48.
 - Width of Aw User: Specify the width of the ACE interface Aw User bits. Range is 0 to 32 bits.
 - Width of Ar User: Specify the width of the ACE interface Ar User bits. Range is 0 to 32 bits.
4. If the protocol selected is CHI-E, these additional parameters should be entered:
- CHI address bus width.
 - Width of the request RSVDC.
 - CHI data bus width.
5. If the protocol selected is CHI-B, these additional parameters should be entered:
- Width of source Id: Width of the source ID. Set to seven and cannot be changed.
 - Width of target Id: Width of the target Id. Set to seven and cannot be changed.
 - Width of Node Id: Width of the Node Id of the CHI interface. Range is 7 to 11 bits.
 - CHI address bus width: Specify the address width of the CHI-B interface. Range is 44 to 52 bits.
 - Width of the request RSVDC: Specify the width of the request RSVDC/user bits. The dropdown shows a list that contains the integers 0, 4, 8, 12, 16, 24, 32. Select an integer from the list to set the width of the request RSVDC parameter value.
 - CHI data bus width: Specify the data width for the CHI-E interface.
 - Enable poison bits: Enable poison bits for the CHI-B interface. It is set to false by default.

4.2.3 Multiple Initiator Socket

A Multiple Initiator Socket is a way to create multiple identical NCAIUs and allow them to share one SMI interface. This allows integration of additional IP without having to add additional network connectivity.

- A Multiple Initiator Socket can have either 2, 4, or 8 NCAIUs sharing a single SMI interface.
- Multiple Initiator Sockets can have protocols of type AXI4.

4.2.4 Configure an NCAIU Socket

Complete the following steps to configure the parameter values for an NCAIU socket.

1. Complete the steps in [section 4.2.1](#).
2. If the protocol selected is ACE-Lite or ACE5-Lite, these additional parameters should be entered:
 - Click the text box in the Width of Ar ID column. Scroll the up or down arrows and set the Width of Ar ID parameter value.
 - Click the text box in the Width of Aw ID column. Scroll the up or down arrows and select an integer to set the Width of AwID parameter value.
 - Click the text box in the AXI address bus width column. Scroll the up or down arrows and select an integer to set the AXI address bus width parameter value.
 - Click the text box in the Width of AxUser and XUser column. Scroll the up or down arrows and select an integer to set the Width of AxUser and XUser parameter value.
 - Select the down arrow in the AXI data bus width column. A list displays the values. Select a value from the list to set the AXI data bus width parameter value.
 - Select the down arrow in the Enable DVM column. A list of integers is displayed. Select 0 or 1 to set the Enable DVM parameter value.
3. If the protocol selected is AXI4, these additional parameters should be entered:
 - Click the text box in the Width of Ar ID column. Scroll the up or down arrows and select an integer to set the Width of Ar ID parameter value.
 - Click the text box in the Width of Aw ID column. Scroll the up or down arrows and select an integer to set the Width of AwID parameter value.
 - Click the text box in the AXI address bus width column. Scroll the up or down arrows and select an integer to set the AXI address bus width parameter value.
 - Click in the Width of AxUser and XUser column. Roll the up or down arrows to set the value of the AxUser and XUser width parameter.
 - Select the down arrow in the AXI data bus width column. A list displays the values. Select an entry from the list to set the value of the AXI data bus width parameter.

4.2.5 Configure a DMI Socket

Complete the following steps to configure the parameter values for a DMI socket.

1. Complete the steps in [section 4.2.1](#).
2. Click the text box in the Width of Ar ID column. Scroll the up or down arrows and select an integer to set the Width of Ar ID parameter value.
3. Click the text box in the Width of Aw ID column. Scroll the up or down arrows and select an integer to set the Width of AwID parameter value.

4. Click the text box in the AXI address bus width column. Scroll the up or down arrows and select an integer to set the AXI address bus width parameter value.
5. Click in the Width of AxUser and XUser column. Scroll the up or down arrows to set the value of the AxUser and XUser width parameter.
6. Select the down arrow in the AXI data bus width column. A list displays the values. Select an entry from the list to set the value of the AXI data bus width parameter.

4.2.6 Configure a DII Socket

Complete the following steps to configure a DII socket.

1. Complete the steps in [section 4.2.1](#).
2. Click the text box in the Width of Ar ID column. Scroll the up or down arrows and select an integer to set the Width of Ar ID parameter value.
3. Click the text box in the Width of Aw ID column. Scroll the up or down arrows and select an integer to set the Width of AwID parameter value.
4. Click the text box in the AXI address bus width column. Scroll the up or down arrows and select an integer to set the AXI address bus width parameter value.
5. Click in the Width of AxUser and XUser column. Scroll the up or down arrows and select an integer to set the AxUser and XUser width parameter.
6. Select the down arrow in the AXI data bus width column. A list displays the values. Select an entry from the list to set the AXI data bus width parameter value.

4.2.7 Create an APB Socket for External Access to the CSR Network

An APB socket must be created to allow alternative access to the CSR Debug and Trace registers in case of a system hang.

4.2.8 Selection of Number of DCEs

The user can select between 1 and 16 DCEs. Each DCE is configured with identical snoop filters.

4.2.9 Selection of DVM

The user can select between 8.0, 8.1, and 8.4.

4.2.10 Protocol Parameters

When one socket is configured, the socket can be cloned (i.e., duplicated) by clicking on the socket name in the Project View, then right-mouse clicking to pop-up the hidden menu. Select "Clone".

4.3 Memory Map

The steps in this section explain how to configure the Memory Map.

Before you begin

Read the sections below to become familiar with how to configure a Memory Map. The section contains examples of memory set and memory group configuration and information about interleaving.

Tasks for this phase:

Tasks	
	Move back to System Assembly/Sockets
	Create a Memory Map
	Create an Initiator Group
	Configure the DCE Interleaving
	Create a Memory Set
	Partition into Dynamic Memory Groups and Interleaving functions
	Create a Boot Region
	Create a Configuration Region
	Run Checks
	View Outstanding Issues
	Move forward to System Assembly/Communication

4.4 DMI Interleaving Procedure

Sockets that are defined with the function of MEMORY can be interleaved. The Ncore units attached to sockets configured as MEMORY are the DMIs. The address regions mapped to the DMIs can be interleaved. All DMIs are assigned to one or more Memory Groups.

A maximum of 16 DMIs per Memory Group is permitted. The DMIs can only be placed in ascending order and allotted to Memory Groups. Even a single DMI must be assigned a memory group. You can have 16 DMIs in a memory group.

DMI Configuration Example

The following example is based on setting assignments for five DMIs. In Ncore, we can create a maximum of two Memory Sets.

MemorySet is created under Memory Map. For each MemorySet, you must declare one or more Dynamic Memory Groups. A Memory Set will contain the entire set of MEMORY sockets distributed into different Dynamic Memory Groups.

- MemorySet 0 contains 3 groups —MemoryGroup00, MemoryGroup01, and MemoryGroup02:
 - DMI0, DMI1 in MemoryGroup00
 - DMI2, DMI3 in MemoryGroup01
 - DMI4 in MemoryGroup02
- MemorySet 1 contains 2 groups — MemoryGroup10 and MemoryGroup11:
 - DMI0, DMI1, DMI2, DMI3 in MemoryGroup10
 - DMI4 in MemoryGroup11

4.4.1 Memory Interleaving Function

The Memory Interleaving Function specifies the selection bits for 2-way and 4-way interleaving schemes. When the number of DMIs in a Memory Group is two, the two-way interleaving function is used. When the number of DMIs in a MemoryGroup is four, the four-way interleaving function is used.

The primary and secondary selection bits are defined in the interleaving functions.

Referring to the example of the five DMIs:

- MemoryGroup0 of MemorySet0 uses a two-way interleaving function because there are only two DMIs: DMI0 and DMI1. MemoryGroup0 of MemorySet0 requires 1 primary bit to specify which bits of the address are used to interleave the addresses.
- MemoryGroup0 of MemorySet1 uses four-way interleaving function because the memory group has four DMIs: DMI0, DMI1, DMI2, DMI4. MemoryGroup0 of MemorySet1 requires two primary bits to specify which bits of the address are used to interleave the addresses.

A maximum of two interleaving functions are defined for each interleaving scheme.

4.4.2 Create Memory Map

1. Select Project View.
2. Right-click Memory Map. A menu is displayed.
3. Select Create from the menu.
4. Select a name for the Memory Map and click OK.

The name of the new Memory Map is displayed below the Memory Map directory.

4.4.3 Create Initiator Groups

Initiator Groups are groups of identical initiator sockets. Initiator groups allow initiator sockets to be interleaved just like memory maps allow DMIs to be interleaved.

DMIs, DCEs, and Initiator Groups can all be interleaved. If all of these components are interleaved using the same bits, the amount of routing connectivity in the topology can be reduced dramatically.

As an example, assume we have an initiator group of 4 initiators and a memory map of 4 DMIs and 4 DCEs, which are all interleaved using bits 8 and 9. In this configuration each Initiator would be connected to one DMI and one DCE. Without interleaving every initiator would need to connect to every DMI and every DCE. Interleaving allows large coherent NoCs to still be implementable.

4.4.4 DCE Interleaving

DCE interleaving functions similar to interleaving for initiator groups and for DMIs. By specifying common interleaving bits between the various components, Ncore is able to dramatically reduce the connectivity of the coherent NoC.

4.4.5 Create a Memory Set

1. In the Project Tree, expand the right arrow next to the Memory Map directory.
2. Right-click the name of the Memory Map. A list of actions is displayed.
3. Select Create > MemorySet. The Create MemorySet window is displayed.
4. Enter the name of the new MemorySet in the text field. Select OK.

The name of the new MemorySet is displayed in the Object Editor and the Parameter View. The name of the new Memory Set is displayed in the Project Tree beneath the directory of the selected Memory Map name.

To create a second MemorySet, repeat steps 1-4.

4.4.6 Create a Memory Interleave Group Set

1. Right-click the name of a MemorySet.
2. Select Create > Dynamic Memory Group. The window displays the Create Dynamic Memory Group window.
3. Enter the name of the new Dynamic Memory Group. Select OK.

The name of the new Dynamic Memory Group is displayed below the name of the selected MemorySet directory in the Project Tree.

4.4.7 Create Memory Interleaving Function

1. Expand the Memory Interleaving Functions directory.
2. Select the Memory Interleaving Functions directory.
3. Select Create > Memory Interleaving Function. The Create Memory Interleaving Function window is displayed.
4. Enter the name of the new Memory Interleaving Function.
5. Select OK. The name of the new Memory Interleaving Function is displayed in the Memory Interleaving Function directory.

6. Select the name of a Memory Interleaving Function. The Object Editor and Parameter View display the parameter names and values of the selected Memory Interleaving Function.
7. As required, configure values for:
 - a. Memory Interleaving Function Identifier
 - b. Primary Interleaving Bit #1 (LSB)
 - c. Primary Interleaving Bit #2
 - d. Primary Interleaving Bit #3

The Object Editor and the Parameter View display the selected Interleaving Function #1 and Interleaving Function#2 values. If there are 16 DMI, you might need to have 4 interleaving bits.

4.4.8 Create Boot Region

Complete the following steps to create a boot region.

1. In the Project Tree, right-click on a Memory Map. The Create > Boot Region page is displayed.
2. Enter a name for the new Boot Region in the text field.
3. Select OK. The name of the new Boot Region is added to the Boot Region directory in the Project Tree.
4. Left-click the name of the new Boot Region. The Object Editor and the Parameter View display parameter names and values for the new Boot Region.
5. Select the path to a Target Socket. Place the cursor in the field to display a list of the paths to each configured socket. Select a path from the list. For example, you might select project/chip/system/subsystem/sock_caiu0. The selected path is displayed in the Target Socket field.
6. Define the value for the Base Address. The unit for the Base Address is (kb). Enter a value for the Base Address, or select the up/down arrows to select a value. The Base Address field displays the selected value.
7. Define the Memory Size value. Enter the value or select the up/down arrows to select a value. The Size field displays the selected value.

Base Address

Specify the Boot Region base address. This address must be aligned to the size specified.

Boot Region Size

Specifies the size of the Boot Region. The minimum size is 4KB and must be a power of two.


4.4.9 Create Configuration Region

To create a Configuration Region, complete the following steps.

1. In the Project Tree, right-click on a Memory Map. The Create > MemoryMap Region page is displayed.
2. Enter a name for the new Configuration Region in the text field.
3. Select OK. The name of the new Configuration Region is displayed in the Configuration Region directory in the Project Tree.
4. Left-click the name of the Configuration Region. The Object Editor and the Parameter View display parameter names and values for the selected Configuration Region.
5. Check the console for messages, select the Flow Navigator ribbon and expand the System Assembly menu entry. Once complete, proceed to the System Assembly/Communication phase.

4.5 System Assembly/Communication

Tasks for this phase:



4.5.1 Create Default Connectivity

Creating default connectivity hooks up all initiator sockets to the peripheral sockets. A grid is then displayed showing this connectivity map, similar to a chess board. The The Peripheral Routes pane allows for the modification of, or the removal of, connections. You also have the ability to prune connectivity between initiators and DII to allow for more efficient designs.

5

Structural Design (Architecture, Phase 3)

The structural design interconnect takes place in Phase 3. The Structural Design phase involves the following steps:

- Create a TransportSolution. In this section, the name of the TransportSolution is Topology.
- Open Topology and select the name of the template that was configured when Topology was created.
- Run the following automated tools on the Topology:
 - Interface Inserter
 - Insert Resiliency
 - Insert Configuration Network
- Use the Mapping tool in the Flow Navigation tab to view the network designs.

Tasks for this phase:



5.1 Configure a Transport Solution

In this section, the TransportSolution is given the name *Topology*.

To create a TransportSolution, complete the following steps.

1. In the Project Tree, expand system > subsystem.
2. Right-click subsystem. A menu is displayed. Select Create > TransportSolution. A pane is displayed.
3. Enter Topology as the name for the TransportSolution and click OK. An item named Topology is added to the system > subsystem > Architecture directory.
4. Select the Topology item. The Parameter View and the Object Editor display the names of the parameters to configure Topology.
5. Depending on design requirements, configure values for the parameters listed and save the project. For example: configure values for Number of DVM command request credits, Number of DVM snoop request credits, Memory Protection, and so on.

5.2 Automation Tool Overview

Maestro provides a set of tools that automate the tasks required to complete the design. The tools are accessed through the File Menu. The automation tool names are:

- Insert Interface Units
- Insert Interrupt Handling
- Insert Resiliency Handling
- Insert Configuration Networks

5.2.1 Select a Template from the TransportSolution

The template you select defines the number of control and data networks in the design. You can choose between a two-network, three-network, or four-network solution. A transport solution will always have one data network, but it can have either two or three control networks. Increasing the number of control networks allows for more parallelism.

Increasing the number of networks allow for more parallelism of communication and performance at the cost of area and power. By default, the name of control network(s) is ndn and the data network is named dn.

To select a template, complete the following steps.

1. In the Project Tree, navigate to system > subsystem > Architecture and select Topology. The Object Editor and Parameter View display all of the Topology parameters and values.
2. Scroll the list of parameters and select the down arrow in the Template menu item. A list displays three template names.

3. Select a template. The selections are:

- TwoCtrlOneDataTemplate - Two control networks and one data network.
- ThreeCtrlOneDataTemplate - Three control networks and one data network.
- FourCtrlOneDataTemplate - Four control networks and one data network.


After a template is selected, the Networks directory under the Architecture directory is automatically updated. The directory contains subdirectories for each control network and for the data network. A directory for Ncore Units is also added to the Networks directory.

5.2.2 Run the Interface Inserter Tool

The Interface Inserter Tool automatically iterates over all of the sockets and creates one Ncore unit in front of each socket. An Ncore unit is an interface unit and an array of packetizers and depacketizers. The tool also creates one DVE, a configurable number of DCEs (the default is one), and one extra DII as an entry point into the configuration network.

To run the Interface Inserter tool, complete the following steps.

1. Select the topology.
2. Select the Insert Interface Units icon () in the toolbar.



3. Verify and change the settings, if required. The settings are described below.
 - Work on Design: Refers to the solution created under the subsystem.
 - Use Clock: Refers to the clock subdomain created in Phase 1.
4. Select OK to run the Insert Interface tool.
5. The tool iterates over all the Sockets and creates one Ncore Unit in front of each.

The console displays messages about the progress of the Interface Inserter tool. In the Project Tree, the Networks directory is updated with information about the interface units.

5.2.3 Configure Ncore Caches

Ncore caches store coherent copies of data and implement snooping interfaces. The Ncore system can be configured with two different types of caches. The

optional cache configured within an NCAIU is referred to as proxy cache, and the optional cache configured within a DMI is referred to as system memory cache. In this form the user selects which of the NCAIUs, if any exist, will be configured with a proxy cache and which DMIs will have a system memory cache.

5.2.4 Configure Snoop Filters

Ncore uses snoop filters to reduce the system bandwidth consumed to enforce coherence by eliminating unnecessary coherency operations. The system may be configured with one or more snoop filters, and each caching agent must be assigned to one and only one snoop filter. As a result, each snoop filter can be configured to match the caching characteristics of the associated caching agent.

In the snoop filter form the user selects the number of snoop filters the design has, their number of sets and ways, their configuration bits and which caching agents are assigned to each of them.

5.2.5 Configure Ncore Credits

You can configure the Ncore Credits for the design. In the form, all the Ncore units with credits will be highlighted and displayed in the Object Editor. Update the credits for each highlighted unit as needed to achieve the desired performance.

5.2.6 Create a Topology : Preparing it for Manual Editing

When you prepare a topology for manual editing, Ncore creates a starting topology for you. In this topology every Ncore unit is attached to one switch, by default. These initial switches cannot be deleted but they can be merged together with other switches.

Use the Topology Editor tools to create switches and define routes between endpoints. The tools allow to take actions such as inserting adapters and Pipe Adapters. Pipe Adapters (for timing) must be inserted manually. Width adapters, rate adapters, and clock adapters, which bridge different widths or frequencies of network elements.

5.2.7 Topology Editor : View the Structural Design Architecture

The Topology Editor displays the network design and displays what has been created.

While working on the topology editors, if you close any of the topology editors for a network, you can retrieve it back using the following steps.

1. Select Window -> Views -> Topology Editor.
2. This will bring back all the closed topology editors.

5.2.8 Run the Insert Interrupt Handling Tool

The Insert Interrupt tool automatically creates and connects all interrupt pins. To run the Insert Interrupt Handling tool, complete the following steps.

1. Select Topology. From the toolbar, select Insert Interrupt Handling under the Automation icon (). The Run Generator pane is displayed.
2. Verify the following settings displayed on the Run Generator pane. Change the settings if required.
 - Work on this design: The path points to the transport solution.
 - Use this default clock: The path points to the clock subdomain.
3. Select OK to run the Insert Interrupt tool.
4. The console displays messages about the progress of the Insert Interrupt tool.

5.2.9 Run the Insert Resiliency Tool

Running the Insert Resiliency tool is only required if the Resiliency parameter in Topology is enabled.

1. Select the Project Tree.
2. The Resiliency parameter is visible in the Safety Config object under the Subsystem object.
3. Scroll the Parameter View pane to see if the Resiliency checkbox is enabled. If the Resiliency parameter is enabled, complete the following steps.
4. From the toolbar, select the Insert Resiliency under the Automation icon (). The Run Generator pane is displayed.
5. Verify the following settings displayed on the Run Generator pane. Change the settings if required.
 - a. Work on this design: The path points to the transport solution.
 - b. Use this default clock: The path points to the clock subdomain.
6. Select OK to run the Insert Resiliency tool.

The console displays messages about the progress of the Insert Resiliency tool.

5.2.10 Run the Insert Configuration Network Tool

The Insert Configuration Network Tool locates all of the units that have a programmable APB that connects all programmable elements of the design, allowing for at-chip-runtime configuration and querying of all elements.

The tool automatically inserts the CSR network to connect all configuration registers. After you run the Configuration Network tool, the Topology Editor is updated with two tabs that you can select to view the output of the Configuration Network tool.

1. From the toolbar, select Insert Configuration Network under the Automation icon (). The Run Generator pane is displayed.
2. Verify the following settings displayed on the Run Generator pane. Change the settings if required.
 - Work on this design: The path points to the transport solution.
 - Use this default clock: The path points to the clock subdomain.

- ATUs synchronous to topology: When enabled, an APB ATU in the CSR network is synchronized to the clock of the CSR network. Otherwise, the APB ATU will be synchronized to the clock of the connected Ncore unit.
3. Select OK to run the Insert Configuration Network tool.
 4. Select the Navigation flow tab. Scroll to Structural Design > Topology Editor. Verify the presence of one tab named Topology Editor - csr.request.nw and one tab named Topology Editor - csr.response.new.

To view the output of the Configuration Network tool, select the Flow Navigator Tree and select Refinement > Topology Editor. In the Topology Editor, select the csr_request_nw tab or select the csr_response.nw tab.

5.3 Topologies


The following topologies are supported:

- “Mesh topology”

5.3.1 Mesh topology

In this topology, the switches are arranged as a mesh and the routes are generated based on X, then Y routing from source to the destination. The switches with 1 input and 1 output port are deleted after the generation of the routes and replaced with a wire in-place.

The size of the mesh is defined by the parameters 'meshx' and 'meshy'. The maximum number of nodes supported is 25. The bandwidth for routing the data in the data network is specified by the parameter 'datawidth'. The frequency for routing is defined by the clock subdomain passed in the parameter 'clock'.




Circles indicate switches, squares indicate the Ncore units

Prior to generating routes, each Ncore unit needs to set a position on how the Ncore unit is attached to the mesh.


5.4 Merging Two Switches

Use these steps to merge two switches into one switch.


1. In the Topology editor, left-click on a switch and use Ctrl + left-click on all the switches you desire to merge.
2. You can then either use the toolbar Merge switch command, or right-click and select the Merge switch.



3. Drag it and place it on top of the switch you want to merge with.



4. The two switches are merged into one switch.



Other example exercises (prepend/appending/inserting adapters and switches, and so on) can be found in “Topology Editing Exercise” on page 91.

5.5 Using the Topology Editor


This section provides examples of using Topology Editor.

5.5.1 Topology Editor Preferences


Clicking the gear in the upper right corner of the topology editor allows you to change visibility and whether to show labels for different objects. See “Topology Editor Settings” on page 29.

5.5.2 Switches


Creation: Right-click on canvas, and select Create Switch.



The newly created switch will appear on the canvas at the mouse location.




Double-click the switch to change its name.




5.5.3 Connectivity Table


Rows are Initiators. Columns are Targets.



Selecting a square will highlight the route in the Topology Window.





Selecting a row or column will select all routes on that row or column.



5.5.4 Route Editing

A purple selected route can be edited via drag-and-drop to move all the routes highlighted to the newly created switch.






Hint: all routes coming from/to an initiator/target must all go to the same first switch. After the first switch, they can diverge and go via different topologies.


5.5.5 Adapters

Width and clock adapters are automatically created using the “Insert required Adapters” from the task assistant. Pipe and rate adapters must be manually created.

Select the route segment to insert an adapter.



Select the Insert Adapter on the Route Segment tool, and select the adapter of choice. The name can be changed by double-clicking.



5.5.6 Clock Adapters

The clock domain for each topology object determines where clock adapters are required. To change the clock adapter locations simply, change the topology objects associated with the clock domain. This can be done by selecting the object of choice, then editing the domain in the Parameter View.

After completion of manual topology editing, it is required to run the Insert Required Adapters task. This will ensure a legal topology.

6

Mapping (Phase 4)

In this phase of the design flow, Maestro associates specific RTL instances and detailed parameters to the design completed in the Structural Design (Phase 3). The new associated parameters and instances become accessible simply by selecting the Refinement > Topology Editor in the Flow Navigator and clicking on the same units that had been previously populated.

The RTL instances are configured based on all the parameters and structural properties specified in Phases 1 through 3. For example, the routing tables are populated based on information about units, address maps, connectivity, and routes.

6.1 Run the Mapping Tool

Mapping is done automatically after you clicked “Move forward to Mapping/ Mapper” from the structural design phase. You should see messages scrolling in the window as the mapping process executes automatically.

1. In Tasks View, click “Run Checks”.
2. If the console displays “No deadlocks found”, the process completed successfully.
3. Make sure there are no errors (View Outstanding Issues).
4. To view the design after the Mapping phase is complete, select the Flow Navigator Tree and select Refinement > Topology Editor.

Architectural Refinement (Phase 5)

This phase provides a detailed parameterization of the RTL units for fine tuning of feature and performance area tradeoffs. All of the objects you can select in the Project Tree or in the Topology Editor now have a full set of hardware parameters that can be edited.

7.1 Refine the Design Architecture

To view a graphical rendering of each network in the design, complete the following steps.

1. Select the Flow Navigator pane.
2. Expand Refinement > Topology Editor. The Topology Editor in the main window is updated with a series of tabs. Each tab shows a network diagram that shows the interconnections. The naming convention of the tabs is described in the following example:

Example: In a network diagram that is configured with three control networks, one data network, and two configuration networks, the Topology Editor would display seven tabs:

- Topology Editor - 1. ndn1
- Topology editor - 2. ndn2
- Topology Editor - 3. ndn3
- Topology Editor - 4. dn
- Topology Editor - 5. csr_request_nw
- Topology Editor - 6. csr_response.nw

Select any tab to show the network diagram associated with the tab.

7.2 Topology Editor Tools and Controls

The Topology Editor provides tools and controls that you can use to edit the network diagrams.

7.2.1 Topology Editor

Use the Topology View Editor to select an object in the network diagram. After you select the object, the Parameter View displays the parameter names and

values configured for the selected object. See “Topology Editor Toolbar” on page 26 for details on the toolbar.

7.2.2 Parameter View

The Parameter View displays the parameter names and values defined for a selected object.


You can change the values for the selected object in the Parameter View.

7.2.3 Topology Filters Editor

You can use the Filters editor to control the appearance and presentation of objects in a network topology editor. Changes made in the Filters editor are applied immediately to all network diagrams.

For example, if you select the All button, then all adapters are hidden in all network diagrams.

Figure 7. Filters editor example



Labels

If a button in the Labels section is greyed-out, then the associated label is hidden in the network diagram. If a button is active, then the label is displayed in the network diagram.

The network diagram is updated after you select a button in the labels section.

Int. Units — Select to show or hide the Network Interface labels in the Topology Editor network diagram.

Ports — Select to show or hide packet ports on an Ncore unit in the Topology Editor network diagram.

Adapters — Select to show or hide the adapters in the Topology Editor network diagram.

Links — Select to show or hide the adapter labels in the Topology Editor network diagram.

Switches — Select to show or hide the Switch labels in the network diagram.

Links — Select to show or hide the adapter labels in the Topology Editor network diagram.

Adapters

This section controls whether the following three elements are displayed. Select the All button to show or hide the elements. The network diagram is updated after you select a button in the network diagram.

All — Select to show or hide all Adapters.

Pipe — Select to show or hide Pipe Adapters.

Width — Select to show or hide Width Adapters.

Clock — Select to show or hide Clock Adapters.

Rate — Select to show or hide Rate Adapters.

Color Scheme

The steps in this section explain how to control the color and other appearance parameters when an icon displayed in a network design. Use the pulldowns to make different selections other than ‘By Unit Type’.

The following list describes the parameter names.

- Fill: Sets the fill color displayed for an object.
- Fill — Selected: Sets the fill color displayed for a selected object.
- Pen: Sets the color of the border of an object.
- Pen — Highlighted: Sets the color of the border of an object after the object is highlighted.

- Pen - Selected: Sets the color of the border of an object after the object is selected.

In the Style section, select an element from the list and configure the color style settings for the selected element.

Search by element name

Enter the name of an element and select Search. For example, enter ‘dce’ and all of the dce elements are highlighted in the network diagram.

Scale elements with zoom

Toggle the button to draw elements with a fixed size or scaled according to the zoom level.

Show Link Segment Width

Toggle the button to show or hide the link segment in the network diagram.

Show Interrupt

Toggle the button to show or hide the Interrupt view of the network diagram.

Label font size

Move the slider to select the font size of the labels shown in the network diagram.

7.2.4 Connectivity Table and Routing Table

The Connectivity Table for a topology editor can be viewed by toggling the Connectivity Table icon (). Each blue square in the connectivity table indicates an interconnection between two points.

To show the route of an interconnect, select a blue square in the connectivity table. A colored line shows both ends of the interconnect selected in the connectivity table. This will put the system into Select Routes mode. You can exit Select Routes mode using the Select Routes button in the toolbar.

You can also click a name on the side to highlight an entire row or column of connections at a time while inside the connectivity table.

The Routing Table can be viewed by toggling the Routes Table icon (), which provides a table view of the routes in the network along with the elements of each routes. Selected routes are highlighted. Filtering can be applied to focus the table on the desired routes.

Export Design (Phase 6)

In this phase of the design flow, Maestro creates the RTL and all collaterals for the design.

8.1 Export a Design

To export a design, complete the following steps.

1. Review the console to ensure that no errors are displayed.
2. Fix any errors.
3. From the toolbar, select the Generate RTL icon. The Export Design pane is displayed. The tool must be in the Export state for the icon to be enabled.
4. The directory names, subdirectory names, file names, and tools contained in the Export Design panel are listed below:
 - RTL
 - Synthesis scripts
 - DCNXT
 - RTLA
 - Genus
 - UVM testbench
 - IPXACT
 - SystemC models
5. If required, select Browse to change the default directory in which the Export Design package is placed. The default output path is the current working directory. The output file will be a zipped tar file with the current date and time as its name.
6. Select OK.

Maestro Demonstration Design

9.1 Introduction

The workflow for this demonstration design mirrors Maestro and is divided into six phases, each containing a set of tasks. It is recommended that you save your design after completion of each phase.

- “Phase 1 - SoC (Chip) Specification”
- “Phase 2 - System Assembly”
- “Phase 3 - Structural Design (Architecture)”
- “Phase 4 - Mapping”
- “Phase 5 - Refinement”
- “Phase 6 - Export”


A topology exercise uses the design above to show editing techniques:

- “Topology Editing Exercise”

9.2 Phase 1 - SoC (Chip) Specification

Goals for this phase: Domains, Safety (refer to “SoC Specification (Phase 1)” on page 31).


1. Launch Maestro.
2. Click “New Project”.



3. Enter Project information, select license, and click “**Create**”.




4. From the *Tasks list* select **Initialize an Ncore design**.




5. Use the *Project Tree* to:

- Rename default_chip to “chip”.
- Rename default_system to “system”.
- Rename default_subsystem to “subsystem”.

6. Double-click on the Project Tree names to enable editing.



7. Use the **Tasks list** to **Create Power/Clock Partitioning**.



8. Use the **Object editor** to view **Gating** for the **default_power_domain**. Gating is set to “always_on” and cannot be changed.

9. Use the *Object editor* to set **Gating** to *external* for the **default_clock_domain**.


Object Editor		
ClockDomain	Power Domain	Gating
default_clock_domain	default_power_domain	external

10. Use the *Tasks list*, Run Checks and View Outstanding Issues. Note: It is good practice to run checks and make sure all issues have been addressed before continuing to the next phase. You should also save the design before proceeding to the next phase.

11. Use the *Tasks list* to navigate to **SoC Specification/Safety**.



12. To Select resilience and functional safety settings, select the *Set Safety Configuration* options in *Tasks list*.



13. The Safety Configuration dialog should show up.


14. Select the **ASIL_D** level.

15. Parameters in safetyconfig object should be derived as follows:

SafetyConfiguration	Current ASIL Level	Interconnect protection type	Memory Protection	Resilience	Unit duplication
safetyconfig	ASIL_D	SECDED	SECDED	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>

Row should show up in object editor view, else it can be selected from the Project Tree.


16. Use the *Tasks list* to navigate to **System Assembly/Sockets**.



9.3 Phase 2 - System Assembly

Goals for this phase: Sockets, Memory Map, Communication (refer to “System Assembly (Phase 2)” on page 41).

1. Use the *Tasks list* to create **two Initiator Sockets** (click twice).



2. In the *Project Tree* select “**default_initiator_socket**”.

Parameter View	
Parameter	Value
Name	default_initiator_socket
Domain	default_clock_sub_domain
Function	INITIATOR
Protocol	CHI-B
CSR Access	<input checked="" type="checkbox"/>
EventIn Interface enabled	<input checked="" type="checkbox"/>
EventOut Interface ...	<input checked="" type="checkbox"/>
Sockets This Depends On	
Sockets Dependent On ...	
CHI data bus width	128
Width of Node Id	7
Width of source Id	7
Width of target Id	7
CHI address bus width	48
Width of request RSVDC	0
Enable poison bits	<input type="checkbox"/>

3. In the *Parameter View* update **default_initiator_socket**.
 4. Change *name* to “**caiuo**”.
 5. Toggle *Enable poison bits* **on**.


Enable poison bits	<input checked="" type="checkbox"/>
--------------------	-------------------------------------

6. In the *Project Tree* select “**default_initiator_socket_o**”.
 The **default_initiator_socket_o** is displayed in the Parameter View.
 7. In the *Parameter View* update **default_initiator_socket_o**.
 a. Change *name* to “**ncaiuo**”.
 b. Change the *Protocol* to **AXI4**.


c. Change AXI address bus width to **48**.

Parameter	Value
Domain	...ult_clock_sub_domain
Function	INITIATOR
Protocol	AXI4
CSR Access	<input checked="" type="checkbox"/>
EventIn Interface enabled	<input type="checkbox"/>
EventOut Interface ...	<input type="checkbox"/>
Disable Read Interleave	<input type="checkbox"/>
Sockets This Depends On	▼
Sockets Dependent On ...	▼
Width of Ar Id	6
Width of Aw Id	6
AXI address bus width	48
AXI data bus width	64
Width of Aw user	0
Width of Ar user	0
Width of size	3
Width of region	0

8. Use the *Tasks list* to create 3 **Memory Sockets** (click 3 times).




9. In the *Project Tree* select **default_memory_socket**, **default_memory_socket_o**, and **default_memory_socket_1**.




10. Using the Object Editor:
- Rename **default_memory_socket** to “**to_delete**”.
 - Rename **default_memory_socket_o** to “**dmi0**” .
 - Rename **default_memory_socket_1** to “**to_delete_2**”.
- We will delete **to_delete** and **to_delete_2** in a later step.

11. The Object Editor displays the updated values.

12. Use the *Tasks list* to create a *Peripheral Socket*.




13. Use the *Project Tree* to rename **default_peripheral_socket** to **dio0**.
14. The Project Tree displays the updated values.
15. Use the Tasks list to create an APB Socket for external access to the CSR network.
16. Use the Project Tree to rename **default_external_config_socket** to **config0**.
17. Use *Tasks list* to select “**This Ncore Subsystem will have 2 NcoreDCEs**”.




18. Use the *Tasks list* to navigate to **System Assembly/Memory Map**.



19. Use the *Tasks list* to create a **Memory Map**.



20. Use the *Tasks list* to **Configure the DCE interleaving**.




21. Click **Save** to *configure DCE interleaving*. Click on `default_memory_map` in the Project Tree to view the primary set select bits.

Parameter View	
Parameter	Value
Name	default_memory_...
System Directory primary set select bits	[6]

22. Use the *Tasks list* to create a **Memory Set**.

A **memory set** is created in `default_memory_map`.

23. Use the *Tasks list* to **Partition MemorySet “default_memory_set” into Dynamic Groups and Interleaving Functions**.




24. Use the *Tasks list* to navigate back to **System Assembly/Sockets**.
The project enters the **System Assembly/Sockets** stage.


25. Use the *Object Editor* to delete sockets **to_delete** and **to_delete_2**.
The sockets are removed from the project.

26. **Undo twice** to recover the missing sockets.
The sockets are reintroduced to the project


27. **Redo twice** to remove the sockets.
The sockets are removed from the project.
28. Use the *Tasks list* to navigate to **System Assembly/Memory Map**.
29. The project enters **System Assembly/Memory Map**.
30. Use the *Tasks list* to create a **Boot Region**.



31. Use the *Tasks list* to create a **Configuration Region**.



32. Use the *Tasks list* to navigate to **System Assembly/Communication**.
The project enters **System Assembly/Communication**.




33. Use the *Tasks list* to navigate to **Structural Design/Topology Structure**.




9.4 Phase 3 - Structural Design (Architecture)

Goals for this phase: Topology Structure (refer to “Structural Design (Architecture, Phase 3)” on page 53).


1. Use the *Tasks list* to **Create a Solution with 2 Control Networks and 1 Data Network.**




2. Use the *Tasks list* to **Insert Interface Units.**



3. Use the **Run Interface Inserter dialog** to run the interface inserter.



4. Select the Transport solution (default_solution) object from the Project Tree (under Architecture), and select (activate) the **Native interface protection** parameter.




5. **Placeholder** objects will be created under the relevant interface units.
6. Select the *safetyconfig* object from Project Tree and set *Current ASIL Level* to **NO_ASIL**.

7. Maestro will move back to the **Safety** stage.

Parameter View	
Parameter	Value
Name	ncaiu0_sk_0
Name	ncaiu0_pkto
Domain	default_clock_sub_domain ▾
Name	ncaiu0_pkt1
Domain	default_clock_sub_domain ▾
Name	ncaiu0_pkt2
Domain	default_clock_sub_domain ▾
Name	ncaiu0_dpkt0
Domain	default_clock_sub_domain ▾
Name	ncaiu0_dpkt1
Domain	default_clock_sub_domain ▾
Name	ncaiu0_dpkt2
Domain	default_clock_sub_domain ▾
Name	ncaiu0
Enable Proxy Cache	<input type="checkbox"/>
Outstanding transaction table Entries	32
Number of performance counters	4 ▾
Number of latency counters	16 ▾


8. Advance Maestro to **Structural Design/Topology Structure** using the Task list.
9. Maestro will be back in the Structural design stage for the next step.
10. Use the *Project Tree* to select Interface unit **ncaiu0_sk_o**.
11. Use the *Parameter View* to **Enable Proxy Cache** for **ncaiu0_sk_o**.
12. Use the *Tasks list* to **Configure the Ncore Caches**.



13. Use the *Configure Ncore Caches dialog* to **enable memory caches** for **dmi0**.




14. Use the Tasks list to Configure the Snoop Filters.



15. Use the *Configure Snoop Filters dialog* to configure 1 snoop filter:
- Ways: 12
 - Type: SRAM
 - Sets: 2048
 - Primary bits set to 7-16 : 7 8 9 10 11 12 13 14 15 16


16. Assign **caiu0** and **ncaiu0** to snoop filter **sfo**.



17. Use the *Tasks list* to **Configure the Ncore credits**.

18. Click **Cancel** to accept the default credit settings.


19. Use the *Tasks list* to **Create a topology for Network “ndn1” by Preparing it for Manual Editing**.



20. Repeat the previous step for Networks “**ndn2**” and “**dn**”.

21. The topologies are now created.

22. Use the *Tasks list* to **Insert Interrupt Handling.**



```
Info: [REQ-50] The 'csr' automation completed successfully
Info: [TSK-1030] Task insert_configuration_network successfully performed
```

- 23. Use the *Tasks list* to **Insert Configuration Network**.**
- 24. Use the *Tasks list* to **Insert Power Management**.**
- 25. Click **OK** to run the generator.**
- 26. Use the *Tasks list* to navigate to **Mapping/Mapper**.**

9.5 Phase 4 - Mapping

Goals for this phase: Mapper (refer to “Mapping (Phase 4)” on page 67).

1. Mapping is done automatically.
2. Use the *Tasks list* to navigate to **Export/Export**.

9.6 Phase 5 - Refinement

This phase is skipped in this design (refer to “Architectural Refinement (Phase 5)” on page 69).




9.7 Phase 6 - Export

Goals for this phase: Export RTL (refer to “Export Design (Phase 6)” on page 73).



1. Click Generate RTL.



2. Make selections for exporting the design (data set, output directory).
3. When finished, click Export.
4. In the Console, you should see a message indicating a successful export.
5. Save your design. The next section contains a topology exercise that can be used with this design.

9.8 Topology Editing Exercise


This exercise uses the design in the previous section to demonstrate how to use the topology editor and other tools. If you completed and saved the design, you can open the design and move to step 2.

1. Run the demonstration design starting with “[Phase 1 - SoC \(Chip Specification\)](#)”.

2. Use the *Flow Navigator* to navigate to **Structural Design/Topology Structure**.




- ### 3. Use the *Dock Widgets* to display **ndn1**.



4. Select a switch (`caiuo_sk_o_Oo_sw`) so that it is orange highlighted and use the action **Delete selected items**.

Actions may either be triggered using the right-click menu or by clicking actions in the tool bar.



5. Use the **Undo action.**

The switch is returned, and previously disconnected routes are reestablished

6. Use the **Redo action.**


The switch is deleted from the network and disconnected routes are displayed in red.

7. Use *Tasks list* to Create a topology for Network “ndn1” by: Preparing it for Manual Editing.

The switch is returned, and previously disconnected routes are reestablished.


8. Select a switch (caiu0_sk_0_Oo_sw) and use the action **Prepend Adapter to Selected Inputs->Pipe Adapter.**






9. Use the **Undo** action.

The Pipe Adapters are removed.



10. Select a switch (`caiu0_sk_0_Oo_sw`) and use the action **Prepend switch to selected inputs**.




11. Use the **Undo** action.

The Switches are removed


12. Use the **Redo** action.


The Switches are prepended to the switch's input.

13. Select an *inserted switch* (left click) and *another switch* (ctrl+left click) and use the **Merge switch** action.



14. Select a switch (*caiu0_pktoZo_sw*) and use the action **Append Adapter to Selected Outputs->Pipe Adapter**.







15. Use the **Undo** action.

The adapters are removed

16. Select a switch (*caiuo_sk_0_00_sw*) and use the action **Append switch to selected outputs**.







17. Use the **Undo** action.



The switches are removed.

18. Select a *switch* and use the action **Split switch**.




19. Use the **Undo action.**

The switch is removed.


20. Use the action **Move (selected) Routes and select a switch (*insertedSwitch*).****21. Drag the switch to an available switch (*insertedSwitch_o*) and release.****22. Use the **Undo** action.**

The switch is returned, and the system remains in Move selected routes mode.

23. Refine route selection by **control-clicking** on a switch in the purple selected network (*insertedSwitch_2*).



24. Move the selected route from the second selected switch (*insertedSwitch_2*) to another switch by dragging the second selected switch (*insertedSwitch_2*) to another switch (*insertedSwitch_0*).




25. Click on **Move Selected Routes** button in the topology editor tool bar.


The application exits move routes mode.





26. Split a first hop switch (`caiu0_pktoZo_sw`) by selecting and using the split switch action.




27. Toggle the connectivity table by clicking the **Toggle connectivity table visibility** icon ().



28. Use the *connectivity table* to select a single route (*caiu0_sk_0/Oo x ncc_dce0/Io*).




- 29.** Move the selected route to a new switch by dragging from a non-first-hop switch (`caiu0_pktoOo_sw_0`) to another switch (`insertedSwitch_o`).




- 30.** Click on **Move Selected Routes** button in the topology editor tool bar.

The application exits move routes mode.

- 31.** Toggle the routing table by clicking the **Toggle routes table visibility** button.





32. End of exercise.

Maestro Parameters

This chapter describes the Ncore parameters used by Maestro.

- “Common Socket Parameters” on page 106
- “Socket with AXI4” on page 107
- “Socket with ACE” on page 108
- “Socket with ACE-Lite” on page 108
- “Socket with ACE5-Lite” on page 108
- “Socket with CHI-B” on page 108
- “Socket with CHI-E” on page 108
- “APB4 Parameters” on page 109
- “CHI Parameters” on page 109
- “MemoryInterface” on page 109
- “Clock” on page 109
- “Power” on page 109
- “InitiatorGroup” on page 110
- “Non Coherent Network Interface” on page 110
- “Packetizer” on page 110
- “NcoreSettings” on page 110
- “Boot info” on page 110
- “Clock Adapter” on page 111
- “Configuration Region” on page 111
- “DCNXT Synthesis Settings” on page 111
- “SW_EventRequestPort” on page 112
- “Flow” on page 112
- “Generic Port” on page 112
- “Group” on page 112
- “Initiator Transform” on page 112
- “Memory” on page 112
- “Memory Map” on page 112

- “Memory Region” on page 113
- “Coherent Agent Interface Unit (CAIU)” on page 113
- “Distributed Coherence Enforcement Units (DCE)” on page 113
- “Distributed IO Interface (DII)” on page 114
- “Distributed Memory Interface (DMI)” on page 115
- “Distributed Virtual Memory Management Engine (DVE)” on page 118
- “Non Coherent Agent Interface Unit (NCAIU)” on page 118
- “Network” on page 119
- “Common Network Component Parameters” on page 119
- “Pipe Adapter” on page 119
- “Placeholder” on page 119
- “Region” on page 120
- “Safety Configuration” on page 120
- “Snoop Filter” on page 120
- “SW_StaticMemoryGroup” on page 121
- “Subsystem” on page 121
- “Switch” on page 121
- “Global Synthesis Settings” on page 122
- “Width Adapter” on page 122
- “BootInfo” on page 122
- “Topology” on page 122

Object	DocID	Title	Type	Description	Allowed Vals	Default
Common Socket Parameters						
193	Direction	Str	Port Direction		IN	
383	Domain	HierStr	Clock subdomain which is associated with the socket.			
385	Function	Str	The function of the Socket is used to infer which type of Ncore Unit is deployed on the inside of the Subsystem. Allowable values are: - INITIATOR for any initiators, only for SLAVEs. -MULTI_INITIATOR for multi-ported Initiators. -MEMORY for targets connected to memories, only for MASTERs. -PERIPHERAL for targets connected to peripherals, only for MASTERs.		INITIATOR	

Object	DocID	Title	Type	Description	Allowed Vals	Default
384		ProtocolType	Str	Protocols supported by ARM.	ERROR, AXI4, ACE, ACE_LITE, ACE5_LITE, CHI_B, CHI_E, APB3, APB4, SMI, CTL	<not set>
10710		CSR Access	Bool	Whether this Socket will be allowed access to the CSR network, if one is inserted. Only applicable to INITIATOR Sockets.		TRUE
10711		hasEventInInt	Bool	Setting the parameter to enable the connection of EventInReq and EventInAck interface to the AIU.		FALSE
10712		hasEventOutInt	Bool	Setting the parameter to enable the connection of EventOutReq and EventOutAck interface to the AIU.		FALSE
3456		Number of Sockets	Int	Number of identical sockets.		1
1400		Supports Wrapping Bursts	Bool			FALSE
1401		Supports Narrow Bursts	Bool			FALSE
1402		Supports Fixed Bursts	Bool			FALSE
1403		Max Burst Length	Int			1
1404		Supports Reads	Bool			TRUE
1405		Supports Writes	Bool			TRUE
1406		Supports Read Interleaving	Bool			FALSE
1777		Disable Read Interleave	Bool	When set disables read data interleaving across different AXI IDs.		FALSE
116		Sockets This Depends On	HierStr	A list of Sockets that this Socket's transactions may depend on. For example, if a single RTL unit has both an INITIATOR Socket 'I' and a MEMORY Socket 'M', M may depend on I because a limited-depth internal buffer needs to have sufficient free space before a transaction on M can be accepted, and this space has to be freed by an I transaction being performed. In this case, I should be added to the dependency list of M to allow Maestro to properly detect possible system-level deadlock conditions.		
117		Sockets Dependent On This	HierStr	Based on Socket dependencies specified under 'Sockets This Depends On', this parameter presents the inverse dependency list, namely, the list of Sockets that have a possible communication dependency on this Socket.		
118		Initiator Supports Early Response	Bool			FALSE
Socket with AXI4						

Object	DocID	Title	Type	Description	Allowed Vals	Default
	227	Width of Ar Id	Int	Specify the width of AXI interface ArId bits.	Min: 1, Max: 32	6
	228	Width of Aw Id	Int	Specify the width of AXI interface AwId bits.	Min: 1, Max: 32	6
	229	AXI address bus width	Int	Specify the width of AXI interface address bits.	Min: 12, Max: 64	32
	231	AXI data bus width	Int	Specify the width of AXI interface data bits. Following limitations apply: -AXI interface connected to memory as Ncore master (DMI): 128 & 256. -AXI interface connected to peripheral device Ncore master (DII): 64, 128 & 256. -AXI interface connected to a master agent accelerator, GPU, GIC etc. as Ncore slave (AIU): 64, 128 & 256.		64
	966	Width of Aw user	Int	Specify the width of AXI interface Aw user bits.	Min: 0, Max: 32	0
	969	Width of Ar user	Int	Specify the width of AXI interface Ar user bits.	Min: 0, Max: 32	0
	971	Width of size	Int		Min: 3, Max: 4	3
	972	Width of region	Int		Min: 0, Max: 4	0

Socket with ACE

951	Width of address	Int	Width of the address bits.	32
-----	------------------	-----	----------------------------	----

Socket with ACE-Lite

73	Enable DVM	Bool	Add AC channel and enable DVM support.	FALSE
----	------------	------	--	-------

Socket with ACE5-Lite

964	Enable DVM	Bool	Add AC channel and enable DVM support.	FALSE
-----	------------	------	--	-------

Socket with CHI-B

107	CHI data bus width	Int	Width of data on the CHI interface.	128
109	Width of Node Id	Int	Width of the Node ID of the CHI Interface.	Min: 7, Max: 11
961	Width of source Id	Int	Width of the Source ID.	Min: 7, Max: 11
962	Width of target Id	Int	Width of the Target ID.	Min: 7, Max: 11
110	CHI address bus width	Int	Width of the address on CHI interface.	Min: 44, Max: 52
113	Width of request RSVDC	Int	Width of the request RSVDC/user bits.	0
115	wData	Int	Width of data on CHI interface.	128,256
963	Enable poison bits	Bool	Enable poison port support on CHI interface	FALSE

Socket with CHI-E

959	enPoison	Bool	Enable poison port support on CHI interface.	FALSE
109	checkType	Str	Protection scheme employed on an interface.	NONE, ODD_PARITY_B YTE_ALL
958	enMPAM	Bool	Enable MPAM.	FALSE
115	wData	Int	Width of data on CHI interface.	128,256

Object	DocID	Title	Type	Description	Allowed Vals	Default
960		useDataCheck	Bool	Enable Data check support on CHI interface.		FALSE
APB4 Parameters						
954		Width of address	Int	Width of the address bits in APB interface.	Min: 12, Max: 64	12
955		Width of data	Int	Width of the data bits in APB interface.		32
CHI Parameters						
107		CHI data bus width	Int	Width of data on the CHI interface.		128
MemoryInterface						
1046		Memory RTL name	Str	Specify the name of the embedded memory module to instantiate. The system designer must provide the module to be instantiated with this name.		
1047		Memory Type	Str	Specify the choice of memory implementation, between a Register (flip-flop) implementation, or an embedded memory IP core instantiation. Ncore uses Synopsys embedded memory port names and timing.		NONE
887		Name of the signal	Str	Name of the soc signal that is to be routed and connected to the memory instance.		
888		Direction of the signal	Str	Direction of the signal.		
889		Width of the signal	Int	Width of the signal.	Min: 1, Max: 128	
Clock						
21		Power Region	HierStr	Power Region this object is inside of.		
22		Frequency	Int	Frequency of the input clock signal of the Clock Region.	Min: 1, Max: 1000000000	500000
24		Unit-Level Clock Gating	Bool	Whether it is desired that units receiving a clock signal from this Clock Region subdomains should be subject to unit-level clock gating, when possible, for power savings. Disabling this optimization might help timing.		FALSE
19		Power Domain	HierStr	Power Domain this object is inside of.		
20		Gating	Str	The gating value determines whether the clock specified in the parent clock region is subject to gating when sent to a portion of the chip, that shall be described as this clock domain. Select the option 'always_on' if no gating should be applied, or 'external' if logic external to the interconnect can gate this clock.		always_on
Power						
61		Voltage	Int	Voltage of the power supply of the Power Region.	Min: 1, Max: 25000	950

Object	DocID	Title	Type	Description	Allowed Vals	Default
60	Gating		Str	Whether the voltage supply specified in the parent Power Region should be subject to disconnection when sent to a portion of the chip, that shall be described as this Power Domain. If different gating logic can independently disconnect portions of the chip from the Power Region supply, each must be modeled as a separate Power Domain. Ungated supply shall also be modeled as its own Power Domain.		always_on
InitiatorGroup						
1966	Initiator Sockets	HierStr		Sockets part of the InitiatorGroup.		
1967	Interleaving Bits (Left is LSB)	Int		Bits on which the initiators in the InitiatorGroup are interleaved (Left most bit is LSB).		
Non Coherent Network Interface						
348	Input Packet Port	HierStr		Input packet port		
349	Output Packet Port	HierStr		Output Packet Port		
Packetizer						
778	ATP-pipe Depth	Int		Depth of ATP pipes inside SMI.	Min: 0, Max: 2	2
779	SMI-HDR-pipe Depth	Int		Depth of SMI HDR pipe inside SMI.	Min: 0, Max: 2	2
780	SMI-Data-pipe Depth	Int		Depth of SMI DP pipe inside SMI.	Min: 0, Max: 2	2
NcoreSettings						
1299	DCE Count	Int		Number of NcoreDCEs (directories) in the design.		1
100	Supported DVM Version	Str		This parameter specifies the supported DVM version for the configuration.	ERROR, DVM_V8, DVM_V81, DVM_V84	DVM_v8
Boot info						
1297	Target Socket	HierStr		Region maps to one target (or an aggregate of multiple identical targets for address striping).		
279	Base Address	Int		The base address of the region.	Min: 0	
280	Size	Int		Size of the memory. Each region size is power of 2, starting address is aligned to its size	Min: 0	
1298	Target DynamicMemoryGroup	HierStr		This parameter defines the memoryGroup this bootregion can be accessed from.		
1	Boot Region Home Unit ID	Int		Specify the home unit ID associated with the boot region. If the home unit is a DII then specify the node ID of the DII. If the home unit is a DMI then specify the associated DMI interleaving group ID.		0

Object	DocID	Title	Type	Description	Allowed Vals	Default
2		Boot Region Size	Int	Specifies the size of boot region. Minimum is 4KB and must be a power of two.		4096
3		Boot Region Home Unit Type	Str	Specify the home unit Type associated with the boot region. This can be either DMI (Memory) or DII (IO device).		DMI
Clock Adapter						
989		Output Pipe	Bool	Whether a pipe should be instantiated on the output of the component, to improve timing.		TRUE
489		Output Clock Domain	HierStr	Output Clock Domain		
Configuration Region						
1297		Target Socket	HierStr	Region maps to one target (or an aggregate of multiple identical targets for address striping).		
279		Base Address	Int	The base address of the region.	Min: 0	
280		Size	Int	Size of the memory. Each region size is power of 2, starting address is aligned to its size.	Min: 0	
DCNXT Synthesis Settings						
2043		checkOnly	Bool	Whether to stop the RTL flow after compilation and linking, or to proceed to synthesis.		
2045		techNode	Str	The technology node for the design.	ERROR, TSMC16, TSMC7, TSMC5, CUSTOM	CUSTOM
2048		hardMacroDbs	Str	List of DB files containing compiled models of hard macros instantiated from RTL wrappers.		
2049		bottomUpSynthesis	Bool	Characterize and compile major functional blocks (subdesigns) first, and then the toplevel.		TRUE
2052		gateArea	Int	Area of a reference gate, in um^2.	Min: 1	1
2053		gatePropagationDelay	Int	Reference gate propagation delay, in ps.	Min: 1	10
2054		wirePropagationDelay	Int	Wire propagation delay, in ps/mm (= ns/m).	Min: 1	1000
2055		maxWireDensity	Int	Maximum wire density in a channel, in wires/mm (= kwires/m).	Min: 1	1000
2056		subDesignInstances	Str	List of instance names or whose modules should be synthesized separately as subdesigns. Can include patterns. Only applicable in bottom-up synthesis flow.		
2057		incrementalOpt	Bool	Enables DC to perform incremental optimization. This works only on mapped logic.		TRUE
2058		ulvtPercentage	Int	% of ulvt cells can be used by the tool.	Min: 0	0

Object	DocID	Title	Type	Description	Allowed Vals	Default
	2059	compileCommand	Str	DC mapping and optimization command.		compile_ult ra -spg - no_boundar y_optimizati on - gate_clock

SW_EventRequestPort

193	Direction	Str	Port Direction	IN		
Flow						
4	Initiator	HierStr	Initiator of the flow.			
6	Target	HierStr	Target of the flow.			
506	Bandwidth	Int	Bandwidth requirements of the Flow.	Min: 0, Max: 1073741824	1048576	

Generic Port

193	Direction	Str	Port Direction	IN
508	Port Width	Int	Port width for generic port.	Min: 1, Max: 1024

Group

2543	Physical Region	HierStr	Physical Region associated with this group.
2544	Preferred CSR clock	HierStr	Preferred CSR Clock Subdomain.
2545	Generate Hierarchy	Bool	Whether to generate a layer of logical hierarchy to the RTL.

Initiator Transform

143	Narrow Initiator	HierStr	Narrow Initiator	
144	Memory Offset for the Narrow Initiator	Int	Memory Offset for the Narrow Initiator.	Min: 0

Memory

96	Memory Type	Str	Enumerated type used to set the type of memory.	FLOP, SRAM	FLOP
----	-------------	-----	---	------------	------

Memory Map

241	System Directory primary set select bits (Left is LSB)	Int	Address bits to be used as interleaving bits for DCE selection (Left most bit is LSB).	Min: 6, Max: 64	6
16	Target Sockets	HierStr			
262	Primary Interleaving Bit #1 (LSB)	Int	When DMI interleaving is configured via a DynamicMemoryGroup, this is the first bit index used for interleaving. When 2-way interleaving is configured, primaryInterleavingBitOne must be specified and valid.	Min: 0, Max: 8192	0

Object	DocID	Title	Type	Description	Allowed Vals	Default
264		Primary Interleaving Bit #2	Int	When 4-way interleaving is configured, primaryInterleavingBitOne and primaryInterleavingBitTwo must be specified. They must be unique and valid.	Min: 0, Max: 8192	0
266		Primary Interleaving Bit #3	Int	When 8-way interleaving is configured, primaryInterleavingBitOne and primaryInterleavingBitTwo and primaryInterleavingBitThree must be specified. They must be unique and valid.	Min: 0, Max: 8192	0
268		Primary Interleaving Bit #4	Int	When 16-way interleaving is configured, primaryInterleavingBitOne, primaryInterleavingBitTwo, primaryInterleavingBitThree and primaryInterleavingBitFour must be specified. They must be unique and valid.	Min: 0, Max: 8192	0

Memory Region

1297	Target Socket	HierStr	Region maps to one target (or an aggregate of multiple identical targets for address striping).			
279	Base Address	Int	The base address of the region.	Min: 0		
280	Size	Int	Size of the memory. Each region size is power of 2, starting address is aligned to its size.	Min: 0		

Coherent Agent Interface Unit (CAIU)

339	Domain	HierStr	Clock SubDomain associated with this unit.			
519	Assigned SnoopFilter	HierStr	Specify the snoop filter associated with this AIU.			
520	Credits for Native Protocol	Int	Specify the maximum number of CHI link credits this AIU should support	Min: 2, Max: 15	2	
521	OTT entries	Int	Specify the maximum number of outstanding native transactions this AIU should support.	Min: 8, Max: 256	8	
525	Stashing Snoop Credits	Int	Specify the maximum number of outstanding stash snoops this AIU should support. These are stash snoops issued on the CHI interface.	Min: 1, Max: 8	2	
162	Number of Processors	Int	Specify the number of logical processors connected to this interface.		1	
163	Performance counters	Int	Number of performance counters per Ncore unit.		4	
121	Latency counters	Int	Number of latency counters in the Ncore unit.		16	

Distributed Coherence Enforcement Units (DCE)

339	Domain	HierStr	Clock SubDomain associated with this unit.			
527	Write request buffer credits	Int	Specify the maximum number of DCE write request buffer credits per DMI. These credits limit number of Coherent writes and includes snoops that can cause a write to DMI.	Min: 2, Max: 32	2	
528	Snoop credits	Int	Specify the maximum number of snoop request credits per AIU.	Min: 2, Max: 16	2	

Object	DocID	Title	Type	Description	Allowed Vals	Default
530	nAttCtrlEntries	Int		Specify the maximum number of active coherent transactions tracked by each DCE.	Min: 4, Max: 96	4
11	Skid Buffer depth	Int		Total depth of skid buffer for commands to DCE. The skid buffer is used to stage transaction requests from initiator agents. The number of required entries can be determined by traffic requirements and analysis using performance modeling. This value sets the total budget of protocol credits available for distribution. Note: The system might hang in case of undersized skid buffer.	Min: 4, Max: 320	16
12	nCMDSkidBufArb	Int		Depth of skid buffer visible to arbitration. This value determines the size of the arbitration window within which arriving requests are selected based on QoS, priority and arrival time. It is recommended to start with a reasonable value for performance analysis -the area of a skid buffer grows with the square of this number and larger options will also significantly impact timing.	4,8,16,32,48,64,1 28,192,256	16
191	Performance counters	Int		Number of performance counters per Ncore unit.		4
174	Number of Tagged exclusive monitors	Int		Specify the desired number of tagged exclusive monitor per DCE instance. Note that each DCE instance will always have a basic exclusive monitor.	Min: 0, Max: 8	0

Distributed IO Interface (DII)

339	Domain	HierStr	Clock SubDomain associated with this unit.			
531	Write request buffer credits	Int	Specify the maximum number of non coherent write request buffer credits.	Min: 2, Max: 32	2	
532	RTT Entries	Int	Maximum number of outstanding read transactions on the AXI interface.	Min: 4, Max: 32	4	
533	WTT Entries	Int	Maximum number of outstanding write transactions on the AXI interface.	Min: 4, Max: 32	4	
11106	nExclusiveEntries	Int	Number of exclusive monitors in the unit. A value of zero indicates that no monitor is present and any exclusive transaction will be forwarded on the AXI slave interface.	Min: 0, Max: 8	0	
8	Skid Buffer depth	Int	Total depth of skid buffer for commands to DII. The skid buffer is used to stage transaction requests from initiator agents. The number of required entries may be determined by traffic requirements and analysis using performance modeling. This value sets the total budget of protocol credits available for distribution.	Min: 4, Max: 320	16	

Object	DocID	Title	Type	Description	Allowed Vals	Default
9	nCMDSkidBufArb	Int	Depth of skid buffer visible to arbitration. This value determines the size of the arbitration window within which arriving requests are selected based on QoS, priority and arrival time. It is recommended to start with a reasonable value for performance analysis -the area of a skid buffer grows with the square of this number and larger options will also significantly impact timing.	4,8,16,32,48,64,128,192,256	16	
52	Performance counters	Int	Number of performance counters per Ncore unit.		4	
121	Latency counters	Int	Number of latency counters in the Ncore unit.		16	
1092	Size of the largest end point	Int	Specify the size of the largest endpoint device connected to the DII. The size is in KBs. This size issued to archive endpoint ordering as defined by ARM CHI specification.	Min: 4, Max: 549755813888	4	
1095	Number of Address Translation Registers	Int	Specifies the number of address translation registers that are available within the DII. Refer to the <i>Address Translation Capability</i> section in the Reference Manual.	Min: 0, Max: 4	0	

Distributed Memory Interface (DMI)

339	Domain	HierStr	Clock SubDomain associated with this unit.			
534	Write buffers	Int	Specify the maximum number of non coherent write request buffer credits.	Min: 2, Max: 64	2	
535	RTT Entries	Int	Maximum number of outstanding read transactions on the AXI interface.	Min: 4, Max: 128	4	
536	WTT Entries	Int	Maximum number of outstanding write transactions on the AXI interface.	Min: 4, Max: 64	4	
11105	nExclusiveEntries	Int	Number of exclusive monitors in the unit. A value of zero indicates that no monitor is present and any exclusive transaction will be forwarded on the AXI slave interface.	Min: 0, Max: 8	0	
1534	Enable System Memory Cache	Bool	Whether a System Memory Cache should be instantiated in the DMI.		FALSE	
1535	Tag Banks	Int	Number of tag banks in the System Memory Cache.		1	
1536	Data Banks	Int	Number of data banks in the System Memory Cache.		1	
1540	cacheReplPolicy	Str	Cache Replacement Policy	ERROR, RANDOM, NRU, PLRU	RANDOM	
17	Skid Buffer depth	Int	Total depth of skid buffer for commands to DMI. The skid buffer is used to stage transaction requests from initiator agents. The number of required entries may be determined by traffic requirements and analysis using performance modeling. This value sets the total budget of protocol credits available for distribution.	Min: 4, Max: 320	16	

Object	DocID	Title	Type	Description	Allowed Vals	Default
23	nCMDSkidBufArb	Int		Depth of skid buffer visible to arbitration. This value determines the size of the arbitration window within which arriving requests are selected based on QoS, priority and arrival time. It is recommended to start with a reasonable value for performance analysis -the area of a skid buffer grows with the square of this number and larger options will also significantly impact timing.	4,8,16,32,48,64,1 28,192,256	16
25	Skid Buffer depth for coherent DMI transactions	Int		Total depth of skid buffer for coherent DMI transactions arriving from DCE. The skid buffer is used to stage transaction requests from initiator agents. The number of required entries may be determined by traffic requirements and analysis using performance modeling. This value sets the total budget of protocol credits available for distribution.	Min: 4, Max: 320	16
26	nMrdSkidBufArb	Int		Depth of skid buffer visible to arbitration. This value determines the size of the arbitration window within which arriving requests are selected based on QoS, priority and arrival time. It is recommended to start with a reasonable value for performance analysis. The area of a skid buffer grows with the square of this number and larger options will also significantly impact timing.	4,8,16,32,48,64,1 28,192,256	16
120	Performance counters	Int		Number of performance counters per Ncore unit.		4
121	Latency counters	Int		Number of latency counters in the Ncore unit.		16
15535	Tag Timing	Str		Controls the insertion of pipeline stages on the System Memory Cache tag array to allow the use of slower memory banks.	"NO_PIPELINE", "INPUT_PIPELI NE", "INPUT_OUTPU T_PIPELINE"	
15536	Data Timing	Str		Controls the timing of the System Memory Cache data array to allow the use of slower memory banks. It is possible to use single-cycle memory banks with or without write pipelining, or two-cycle banks with write pipelining.	"ONE_CYCLE_N O_PIPELINE", "ONE_CYCLE_ WITH_PIPELIN E", "TWO_CYCLE S_WITH_PIPELI NE"	ONE_CYCL E_NO_PIPE LINE
185	Enable Atomic Engine	Bool		This option adds an atomic engine in DMI. It must be enabled when an atomic capable master is present in the system and requires atleast a 4KB SMC.		FALSE
997	Dmi QoS threshold value.	Int		DMI QoS threshold value. Traffic with QoS equal to or above this value are considered as high priority hard real time traffic.	Min: 1, Max: 15	8
998	WTT entries in DMI reserved for high priority traffic	Int		WTT entries in DMI reserved for high priority hard real time traffic.	Min: 1, Max: 32	1
999	RTT entries in DMI reserved for high priority traffic	Int		RTT entries in DMI reserved for high priority hard real time traffic.	Min: 1, Max: 32	1

Object	DocID	Title	Type	Description	Allowed Vals	Default
	1102	Enable support for read response interleaving	Bool			FALSE
	1103	Number of Address Translation Registers	Int	Specifies the number of address translation registers that are available within DMI. These registers add capability to translate address on the AXI bus from DMI. Refer to the <i>Address Translation</i> section of the Reference Manual.	Min: 0, Max: 4	0
	1105	nWayPartitioningRegisters	Int	Specifies the number of cache way partitioning registers. Each register enables configuration capability to assign specific ways to a single agent. The number of registers enabled here should be equal to maximum number of agents that will be configured for way partitioning.	Min: 0, Max: 16	0
	1056	Number of sets	Int	Specify the number of sets/entries in the Cache.		16
	1057	Number of ways	Int	Specify the number of ways/associativity of the cache.	Min: 2, Max: 16	2
	1058	Enable Scratchpad	Bool	This option enables scratch pad capability which is available only in DMI		FALSE
	1064	Primary Set Select Bits (Left is LSB)	Int	Specify address bits to be used as primary set select bits. The leftmost bit in the array is used as the LSB of the selection.		
	11098	Secondary Set Select Bits (Left is LSB)	Int	Specify a table of address bits, as an array of rows each entered as a hexadecimal mask, to be used as secondary set select bits. The number of entries in the array (the number of rows) is the same as the number of Primary Set Select Bits. For example, to specify bits {9 11 13 14} for one row, the hex value ox6A00 is used. If the table is left at all-zeroes (default), only the Primary Set Select Bits matter. Each row can contain a different number of bits; the same bit could appear in different rows; a row may not specify any select bit; the address bits cannot overlap with the bits specified as Primary Set Select Bits; and the address bits cannot overlap with bits that have been used to specify interleaving patterns for the unit. The leftmost row in the array is used to generate the LSB of the selection.		
	1065	Tag Bank Select Bits	Int	Specify tag bank select bit. This bit must be one of the bits from the primary select bits.		
	1066	Data Bank Select Bits	Int	Specify data bank select bit. These bits must be from the primary select bits.		
	15535	tagTiming	Str	Controls the insertion of pipeline stages on the System Memory Cache tag array to allow the use of slower memory banks.	"NO_PIPELINE", "NO_PIPELI "INPUT_PIPELI_NE", "INPUT_OUTPUTPIPELINE"	

Object	DocID	Title	Type	Description	Allowed Vals	Default
15536	dataTiming		Str	Controls the timing of the System Memory Cache data array to allow the use of slower memory banks. It is possible to use single-cycle memory banks with or without write pipelining, or two-cycle banks with write pipelining.	"ONE_CYCLE_N_O_PIPELINE", "ONE_CYCLE_WITH_PIPELINE", "TWO_CYCLE_S_WITH_PIPELINE"	ONE_CYCLE_NO_PIPELINE

Distributed Virtual Memory Management Engine (DVE)

339	Domain	HierStr	Clock SubDomain associated with this unit.	
179	Performance counters	Int	Number of performance counters per Ncore unit.	4

Non Coherent Agent Interface Unit (NCAIU)

339	Domain	HierStr	Clock SubDomain associated with this unit.	
519	Assigned SnoopFilter	HierStr	Specify the snoop filter associated with this AIU.	
538	Enable Proxy Cache	Bool	This option enables Proxy Cache support. This is supported only with AXI interface.	FALSE
1735	Tag Banks	Int	Number of tag banks in the Proxy Cache.	1
1736	Data Banks	Int	Number of data banks in the Proxy Cache.	1
1540	Cache Replacement Policy	Str	Cache Replacement Policy.	RANDOM
539	OTT Entries	Int	Specify the maximum number of outstanding native transactions this AIU should support.	Min: 8, Max: 1024
146	Select Bits (Left is LSB)	Int	Bits that select the native port. They need to be as many as log2 (number of native ports i.e. cardinality), they cannot be in the LSBs inside a cache line. (Left most bit is LSB.)	
147	nPerfCounters	Int	Number of performance counters per Ncore unit.	0,4,8,16
121	Latency counters	Int	Number of latency counters in the Ncore unit.	16
16536	dataTiming	Str	Controls the timing of the Proxy Cache data array to allow the use of slower memory banks. It is possible to use single-cycle memory banks with or without write pipelining, or two-cycle banks with write pipelining.	ONE_CYCLE_WITH_PIPELINE
893	Processors ID bits	Int	Specify processor ID bits.	
1056	Number of sets	Int	Specify the number of sets/entries in the Cache.	16
1057	Number of ways	Int	Specify the number of ways/associativity of the cache.	Min: 2, Max: 16
1058	Enable Scratchpad	Bool	This option enables scratch pad capability which is available only in DMI.	FALSE
1064	Primary Set Select Bits (Left is LSB)	Int	Specify address bits to be used as primary set select bits. The leftmost bit in the array is used as the LSB of the selection.	

Object	DocID	Title	Type	Description	Allowed Vals	Default
11098		Secondary Set Select Bits (Left is LSB)	Int	Specify a table of address bits, as an arrays of rows each entered as a hexadecimal mask, to be used as secondary set select bits. The number of entries in the array (the number of rows) is the same as the number of Primary Set Select Bits. For example, to specify bits {9 11 13 14} for one row, the hex value 0x6A00 is used. If the table is left at all-zeroes (default), only the Primary Set Select Bits matter. Each row can contain a different number of bits; the same bit could appear in different rows; a row may not specify any select bit; the address bits cannot overlap with the bits specified as Primary Set Select Bits; and the address bits cannot overlap with bits that have been used to specify interleaving patterns for the unit. The leftmost row in the array is used to generate the LSB of the selection.		
1065		Tag Bank Select Bits	Int	Specify tag bank select bit. This bit must be one of the bits from the primary select bits.		
1066		Data Bank Select Bits	Int	Specify data bank select bit. These bits must be from the primary select bits.		

Network

544	Maximum Packet Length (bytes)	Int	Maximum Packet Length (bytes).	Min: 1	1
57	Packet width for Fixed Serial	Int	Packet width for Fixed Serial.		16
79	Pipe adapter data FIFO depth	Int	Pipe adapter data FIFO depth.	Min: 0, Max: 1024	2
80	Pipe adapter header FIFO depth	Int	Pipe adapter header FIFO depth.	Min: 0, Max: 1024	0
81	ClockAdapter FIFO depth	Int	ClockAdapter FIFO depth.		2
83	Arbitration Policy	Str	Arbitration Policy		RR1
84	Switch input buffer depth	Int	Switch input buffer depth.	Min: 0, Max: 1024	2
89	Switch output buffer depth	Int	Switch output buffer depth.	Min: 0, Max: 1024	0
625	Default Packet Serialization	Str	This parameter defines the enum for the format of Packet Serialization.	HEADER_PARALLEL, HEADER_SERIAL, FIXED_SERIAL	HEADER_PARALLEL

Common Network Component Parameters

547	Domain	HierStr	Clock subdomain associated with this network.	
-----	--------	---------	---	--

Pipe Adapter

565	Depth	Int	Depth of the PipeAdapter.	Min: 1, Max: 2	2
-----	-------	-----	---------------------------	----------------	---

Placeholder

Object	DocID	Title	Type	Description	Allowed Vals	Default
636		RTL Prefix	Str	RTL Prefix. For a given block, all the ports must have the same writeRtlPrefix.		placeholder
Region						
1297		Target Socket	HierStr	Region maps to one target (or an aggregate of multiple identical targets for address striping).		
279		Base Address	Int	The base address of the region.	Min: 0	
280		Size	Int	Size of the memory. Each region size is power of 2, starting address is aligned to its size.	Min: 0	
Safety Configuration						
397		ASIL Level	Str	This parameter sets the safety mechanism for the current design.		NO_ASIL
398		Interconnect protection type	Str	Interconnect protection type. Both data and control header will be protected. Available options are: -NONE: no protection. -PARITY: Error detection, parity protection. -SECDED: Single bit error correction and double bit error detection, ECC protection.		NONE
399		Memory Protection	Str	Protection type for all memories in the Ncore system. Available options are: -NONE : no protection. -PARITY : Error detection, parity protection. -SECDED : Single bit error correction and double bit error detection, ECC protection.		NONE
391		Resilience	Bool	Enable resilience-related features in the Ncore system. Refer to the Reference Manual for details on available features.		FALSE
392		Unit duplication	Bool	Enable unit duplication for all Ncore units only. Memories and interconnect logic are not duplicated; they may be protected separately.		FALSE
Snoop Filter						
91		Sets	Int	Number of sets for the selected snoop filter. This value should be a power-of-2.	Min: 16, Max: 1048576	16
92		Ways	Int	Number of ways for the selected snoop filter.		4
93		Victim Buffer entries	Int	The number of victim buffer entries for the tag filter.	Min: 0, Max: 64	2
1540		replPolicy	Str	Replacement Policy	ERROR, RANDOM, NRU, PLRU	RANDOM
94		Primary Set Select Bits (Left is LSB)	Int	Bits that select the set. They need to be as many as log2 (number of sets / number of DCEs), they cannot be in the LSBs inside a cache line, and they cannot overlap with DCE interleaving bits. For example, for a system with 64B cache lines, 1024 sets and 4 DCEs interleaved on bits [11 : 10], this needs to be an 8-bit array with values that could be -- e.g., [15, 14, 13, 12, 9, 8, 7, 6]. (Left most bit is LSB.)		

Object	DocID	Title	Type	Description	Allowed Vals	Default
	12098	SecondaryBits	Int	Specify a table of address bits, as an array of rows each entered as a hexadecimal mask, to be used as secondary set select bits. The number of entries in the array (the number of rows) is the same as the number of Primary Set Select Bits. For example, to specify bits {9 11 13 14} for one row, the hex value 0x6A00 is used. If the table is left at all-zeroes (default), only the Primary Set Select Bits matter. Each row can contain a different number of bits; the same bit could appear in different rows; a row may not specify any select bit; the address bits cannot overlap with the bits specified as Primary Set Select Bits; and the address bits cannot overlap with bits that have been used to specify interleaving patterns for the unit. The leftmost row in the array is used to generate the LSB of the selection.		

SW_StaticMemoryGroup

7	Target Sockets	HierStr
---	----------------	---------

Subsystem

99	Subsystem Type	Str	Subsystem is a self-standing portion of the architectural design. The enumerated values define which architecture is selected for the design. 'ARTERIS_COHERENT' design supports cache-coherency. 'ARTERIS_NONCOHERENT' design does not support cache coherency. 'ARTERIS_LLC' supports Last Level Cache.	ARTERIS_COHE RENT, ARTERIS_NONC OHERENT, ARTERIS_LLC	<Undefined >
----	----------------	-----	---	--	-----------------

Switch

53	Input buffer depth	Int	Depth of buffers at each Switch Input Port. If the depth is 0, it is a Flow-through switch.	2	
7551	Port Data Width	Int	Specify the data width of the ports of a switch. All ports have the same data width.	Min: 0, Max: 8192 0	
7554	Port Packet Serialization	Str	Choice of packetization style for all ports of the switch. -HEADER_PARALLEL: The first beat of a packet contains both header and data information and if subsequent data beats are needed, the following beats contain no header. This style requires the most wires but has the best latencies. -HEADER_SERIAL: The header is sent in the first beat of the packet, and the subsequent beats carry data, if any. This style is a trade-off between wires and latency. -FIXED_SERIAL: The packetization is similar to HEADER_SERIAL, but the beat width can be made narrower than what is necessary to send the header or data in a single cycle. This style saves wires, at the cost of requiring more beats to send the same information.	HEADER_P ARALLEL	
96	Memory Type	Str	Enumerated type used to set the type of memory.	FLOP, SRAM	FLOP

Object	DocID	Title	Type	Description	Allowed Vals	Default
Global Synthesis Settings						
2046	Clock Uncertainty	Int	The default clock uncertainty to assume for clocks, as a percentage (e.g. 15 = 15%). The value can be overwritten in the generated synthesis scripts.	Min: 1, Max: 99	15	
Width Adapter						
1229	Pipeline	Bool	Whether the WidthAdapter has a pipeline stage or transfers flits combinationaly.		FALSE	
14	Input Port Data Width	Int	Derived data width from input port.	Min: 0, Max: 8192	0	
15	Output Port Data Width	Int	Derived data width from output port.	Min: 0, Max: 8192	0	
617	Suppress Blank Beats	Bool	U: false, F: true, T: true		FALSE	
BootInfo						
1	Boot Region Home Unit ID	Str	Specify the home unit ID associated with the boot region. If the home unit is a DII then specify the node ID of the DII. If the home unit is a DMI then specify the associated DMI interleaving group ID.		0	
2	Boot Region Size	Int	Specifies the size of boot region. Minimum is 4KB and must be a power of two.		4096	
3	Boot Region Home Unit Type	Str	Specify the home unit Type associated with the boot region. This can be either DMI (Memory) or DII (IO device).		DMI	
Topology						
407	Number of DVM command request credits	Int	Maximum number of DVM command requests an AIU can have in flight.		2	
408	Number of DVM snoop request credits	Int	Maximum number of DVM snoop requests an AIU can have in flight on its native interface.		4	

Object	DocID	Title	Type	Description	Allowed Vals	Default
395	coherentTemplate	Str		Control and data network options: - TwoCtrlOneDataTemplate: Adds support for two control and a single data network. - ThreeCtrlOneDataTemplate: Adds support for three control and a single data network. - FourCtrlOneDataTemplate: Adds support for four control and a single data network. Refer to the Reference Manual for more details.	ERROR, NA, TWOCTRLONED ATATEMPLATE, THREECTRLON EDATATEMPLA TE, FOURCTRLONE DATATEMLAT E	
393	Native interface protection	Bool		Enable capability to add protection on native Ncore interfaces like CHI/ACE/AXI4. This adds an empty Verilog module with specified signals at the interface. Protection logic can be added in this Verilog module.		FALSE
396	Duplicate unit delay	Int		Delay between functional unit and delay unit. Delay can be specified in number of clock cycles.	Min: 1, Max: 4	1
389	General purpose address regions	Int		Number of general purpose address regions that the system can support. Refer to the Reference Manual for more details.	Min: 1, Max: 24	1
406	TimeOut threshold	Int		Time out threshold value. This specifies number of clock cycles within which a transaction must complete in an NCORE system. The value specified is at 4096 clock cycle granularity.	Min: 1, Max: 2147483647	16384
367	Enable QoS support	Bool		Enable QoS capability.		FALSE
368	QoS value to priority map	Str		4 bit Native interface QoS value map to 3 bit priority. value 0 has the highest priority and value 7 has the lowest priority.		
371	QoS event threshold	Int		QoS starvation threshold. Maximum number of high priority requests that can bypass a lower priority request.	Min: 1, Max: 8192	16
177	Number of trace entries in the buffer	Int		Specifies the number of trace entries in the buffer.	Min: 32, Max: 1024	64
178	Number of Trace Registers	Int		Specifies the number of trace register sets present in the system per AIU.	Min: 1, Max: 4	1
388	Depth of Synchronizers	Int		Specifies the number of synchronization registers at an async clock crossing boundary.	Min: 2, Max: 8	2

Glossary

Table 10. Terms and Abbreviations

Terms	Descriptions
Active State	When a component is tracking state pertaining to outstanding transaction.
Active Transaction Table	Entry to track coherent protocol transactions.
ATU	Arteris Transport Unit used in Non-Coherent Transport Interconnect.
BIST	Built-In-Self Test
BR	Boot Region
Cache Coherence	Consistency of data in multiple caches.
Cache Lines	Data allocated in caches in quantities which are larger than the typical size of memory access performed by a processing element.
Cache State Models	Consists of MSI-Invalid model and MEI model.
Caching Agents	Fully-coherent agents which incorporate caches that store coherent copies of data and implement snooping interfaces on which coherence operations are presented.
Coherent Agent Interface	Allows coherent agent access to both the coherent and non-coherent subsystem.
CAIU	Coherent Agent Interface Unit. Can be CHI-B, CHI-E, or ACE. CHI AIU provides native interface for connecting CHI-B/CHI-E processors (processors compatible with ARM interface standards like Coherent Hub Interface Issue-A and Issue-B) with the Ncore 3 Coherency system. Used interchangeably with CHI-AIU.
CDTI	Control and Data Transport Interconnect
Chip	Object to store the design that the user is trying to build.
Clock Adapter	Unit to synchronize clock frequencies
Clock Domain	One of the main clock signals
Clock Region	Collection to hold a group of clock signals
Clock Subdomain	Clock derived from one of the main clocks
CMD	Command Message
CNI	Coherent Network Interface, used internally in Maestro.
ConfigSocket	Socket used for the Configuration Networks
Credits	To alleviate congestion and manage resources in CDTI, credit counters are implemented for certain protocol message types. Credits are explicitly assigned to CMD, SNP, MRD, and RB messages. Remaining messages such as, STR, DTR, and DTW are implicitly controlled by credits defined for other messages. For example, DTW messages are limited by RB messages.

Table 10. Terms and Abbreviations

Terms	Descriptions
CSTI	Control and Status Transport Interconnect
Database	The database contains all the information entered by the user, as well as information regarding the state of the tool, for a project.
DCE	Model for Distributed Coherency Engine. It is the central block in the coherence system and is responsible for maintaining memory coherence across the set memory locations mapped to it.
Depacketizer	Converts the packets back to native layer transactions. Packetizer is present in the Coherent Network Interface for every Ncore unit (see Packetizer).
DII	Model for Distributed IO Interface. The DII unit is a configurable IP block which acts as a gateway to the I/O devices.
DMI	Model for Distributed Memory Interface Unit. It is a configurable IP block which interfaces with the next level memory hierarchy (e.g., system memory).
DTR	Data Read Message
DTW	Data Write Message
DVE	Distributed Virtual Memory Management Engine. It is the central block in the Ncore system for Distributed Virtual Memory transactions and is the point of serialization for all the DVM requests sent to it.
ERG	Exclusive Reservation Granule
Dynamic Memory Group	Container for DMI sockets. It can hold maximum of 4 DMI sockets.
Fabric	A Fabric is a set of interconnected packets switching and transport hardware units.
Generator	Engine in Maestro used to carry out a functionality.
GPAS	General Purpose Address Space
GRB	Global Register Block. It manages memory address.
GUI	Graphical User Interface. It is the software module which provides visual representation of items and enables the user to interact with them.
IO-AIU	Model for Non Coherent Agent Interface Unit. The IO-AIU serves the master agent using its native AXI/ACE interface and exchanges protocol messages with other blocks in the system using the internal messaging protocol.
IP	Intellectual Property refers to the hardware components delivered as RTL to customers who use them to build ASIC. ArterisIP products are considered as IP.
IPG	The IP Generator concept is used by the Maestro user to access high-level functions. An IPG instance contains information usually filled by the user and/or through automation.
Master Agent	Functional logic block that initiates read and write transactions to a particular physical address.
MEI Model	In this model, the cache implements the modified, exclusive, and invalid cache states.
Memory Agent	Provides access to memory locations that behave like “normal” memory, and accesses to physical addresses associated with a memory agent.
Memory Set	Set of Memory Groups. The memory groups in the set must include all the DMIs.
MIG	Memory Interleave Group
MPF	Maestro Project files

Table 10. Terms and Abbreviations

Terms	Descriptions
MRD	Memory Read Message
MSI-Invalid Model	In this model, the cache implements the modified, shared, and invalid cache states.
Native Interface	An external interface that communicates directly with a master agent or a slave agent.
NCAIU	Non-Coherent Agent Interface Unit
NCNI	Non-Coherent Network Interface
NCTI	Non-coherent transport interconnects are a non-coherent subsystem that only supports non-coherent access semantics.
Network	The Network is a combination of switches connected through links, and other internal elements such as buffers and pipelines. Its function is to transport requests and responses between sources and destinations at the edge.
NoC	Network on Chip is as a class of communication fabrics. Arteris IP interconnects are based on NoC designs.
Non-coherent Bridges	Translate non-coherent transactions from the non-coherent subsystem into coherent transactions to the coherent subsystem.
Non-coherent Transaction	Directly accesses the data at the corresponding memory location.
Non-memory Agent	Provides access to functionality that behaves like device functionality, and accesses to physical addresses associated with a non-memory agent.
NRS	Ncore Register Space
NRU	Not-recently-used policy tracks cachelines that have been recently used.
Null Filter	Stores no information about its associated caching agents, and for every coherent transaction, the directory broadcasts snoop messages to those caching agents.
Object	An object describes a user-visible container of information elements, organized in a structured manner; as well as a set of methods to interact with the information.
OTT	Outstanding transaction table tracks the outstanding protocol transactions as they progress through the various phases of the coherence protocol.
Packet port	A port in the design, used to send packets
Packetizer	Converts the native layer transactions into packets to be transported into the network. It is present in the Coherent Network Interface for every Ncore unit (see Depacketizer).
POS	Point of Serialization.
Port	A Port is a simple input or output of a hardware unit. They can have multiple bits.
Power Domain	Power source for the Ncore unit
Power Region	Collection of power domains
Presence Vector Filter	Each caching agent is represented by a bit that indicates whether the caching agent possesses a valid copy of the cache line.
Project	A project is a container of all information required to create a Communication Subsystem. All elements of a projects are related to each other. Maestro let the user work on one project at a time.
Protocol Control Messages	Transmit coherence information between a pair of components.
Protocol Data Messages	Transfers data between a pair of components.
Proxy Cache	Caches data on behalf of the non-coherent agents that have accessed the bridge.

Table 10. Terms and Abbreviations

Terms	Descriptions
Random Policy	Uses a pseudo-random pointer to choose a valid cache line for replacement.
RB	Request Buffer
Route	Route is an ordered list of Transport units where traffic can go through from a source NIU to a destination NIU. Routes uniquely define the set of physical and virtual connections in a network.
Routing	Contains information describing the connectivity between Sockets and the address decode and transformation function used to route requests between them.
RPN	Register Page Number
RTT	Read transaction table implements storage for the read transaction state and maybe configured with data buffers for storing read response data from the memory agent
Session	The time duration when the Maestro tool is running continuously on a computer. During a session, information entered in the tool is assumed to be kept in memory.
SF	Snoop Filter
SMC	System Memory Cache
SMI Port	Symphony Message Interface Port
Snoop Filters	Track the cache state of caching agents.
SNP	Snoop Message
SoC	A class of Integrated Circuits built by assembling multiple components (CPU, memory, accelerators, etc.) around a Communication Subsystem.
Socket	A Socket is a bundle of inputs and/or outputs of a hardware unit that follows a communication protocol. Example of Sockets protocols are AMBA/AXI, OCP-IP, TileLink.
STR	State Reply Message
Subsystem	A Subsystem is any combination of ArterisIP products including single instance of a particular IP and last level cache. The user creates and optimizes the subsystem using Maestro. Subsequent to RTL generation, the Subsystem is used in the SoC.
Switch	Entity in a network which receives packets and forwards it to the destination unit.
Tag Filter	Set associative structure that tags entries by physical address and stores cache line validity and optionally, ownership information about its associated caching agent.
Temporal Locality	Dimension where allocating frequently accessed data in a cache decreases the time that a processing element may spend waiting for data.
Transport Interconnects	Communication among components occurs via this interconnect.
Uncorrectable Errors	Double-bit errors with SECDED protection
UPD	Update Message
VC	Virtual Channel
Victim Cache	Buffers data evicted from the caching agent caches in addition to speculative memory read data.
Write Transaction Table	Implements storage for memory write transaction state

Index

A

Adapters 18, 71
APB Socket 47
Append Adapter 27
Append Switch 27
Automatic Routing
 Mesh 58
Automation Tool Overview 54

B

Boot Region
 create 51

C

CAIU 43
CAIU Socket
 configure 44
Chip
 create 34
 creation 31
Clock
 Domains 31
 Regions 31
 Subdomains 31
Clock Domain
 configure 35
 Parameter Descriptions 36
Clock Region Parameters
 configure 35
Clock Subdomain
 create 36
Coherent-Agent Interface Unit (C-AIU) 43
Combinational Loop checker 18
Configuration Network Tool 57
Configuration Region
 create 51

Configuration Verification Test 37
Configure Ncore Caches 18
Configure Ncore Credits 18
Connectivity Table and Routing Table 72
Console interface pane 24
Create Unconnected Switch 27

D

DCE 43
DCE Interleaving 50
Deadlock checker 17
Design Architecture
 refinement 69
Design Consistency checker 17
DII 43
DII Socket
 configure 47
Distribute Adapters 26
Distributed Coherency Engine (DCE) 43
Distributed IO Interface (DII) 43
Distributed Memory Interface (DMI) 43
Distributed Virtual Memory System Engine (DVE) 43
DMI 43
DMI Configuration Example 48
DMI Interleaving Procedure 48
DMI Socket
 configure 46
Dock Widgets 14
Documentation Access
 using parameter view 24
DVE 43

E

Edit Menu 16
editing parameters 24
Element size 72
Elements 71
Export Design 73

F

File Menu 15
Filters Editor 70
Fit All 26
Flow Menu 17
Flow Navigator ribbon 21
font size 28

G

Generate RTL 18

H

Help Menu 19
Horizontal Toolbar 20
Horizontal Toolbar icons 20

I

Initiator Groups 49
Insert Adapter 27
Insert Adapters 18
Insert Configuration Network 18
Insert Configuration Network Tool 57
Insert Interface Units 18
Insert Interrupt Handling 18
Insert Interrupt Handling Tool 56
Insert Power Management 18
Insert Resiliency Handling 18
Insert Resiliency Tool 57
Insert Switch 27
Interface Inserter Tool 55
Interrupt 72
Interrupt Handling Tool 56

L

Label font size 72
Labels 71
Link Segment Width 72

M

Maestro Horizontal Toolbar 20
Maestro interface
 restore 28
 undock 28
Mapping Tool 67
Memory Interleave Group Set 50
Memory Interleaving Function 49, 50
Memory Map 48
 create 49
Memory Sets 50
Menus
 Edit 16
 File 15
 Flow 17
 Help 19
 View 18
 Window 18
Merge Switch 27
Merging two switches 59
Mesh Topology 58
Multiple Initiator Socket 45

N

NCAIU 43
NCAIU Socket
 configure 46
Ncore Caches 55
Ncore Credits 56
New Project
 create 33
Non-Coherent Agent Interface Unit (NC-AIU) 43
Number of DCEs 47

O

Object Editor pane 23
Online Documentation Access 24
Online Help 24

P

Parameter checker 17
Parameter View 24, 70
Parameter View pane 23
Parameters
 Maestro 105
parameters
 editing 24
Power and Clock Region
 create 34
Power Domain
 create 34
Power Domain Parameters
 configure 34
Power Region Parameters
 configure 34
Power Regions and Domains 31
Prepend Adapter 26
Prepend Switch 27
Project Tree pane 28
Project View Pane 22
Protocol Parameter Descriptions 47

R

Refinement 69
Relayout 26
Resiliency Handling 18
Resiliency Tool 57
Restore Maestro interface 28
RTL
 generate 18
Run all checkers 17
Run Deadlock checker 17

Run Design Consistency checker 17
Run Logic Loop checker 18
Run Parameter checker 17

S

Safety Configuration 38
Save and Execute 17
Search by element name 72
Selection of DVM 47
Settings Dialog 28
Snoop Filters 56
Socket Configuration Procedures 43
Split Switch 27
Stretch to View 26
Structural Design Architecture
 Topology Editor 56
Style 71
Switches
 merging 59
System, Subsystem
 create 37

T

Tasks Pane 22
Toggle Connectivity Table 26
Toggle Routes Table 26
Toggle Select Routes Mode 27
Toggle Topology View 27
Toolbar
 Topology Editor 26
Topologies 58
 Mesh 58
Topology
 Manual Editing 56
Topology Editing Exercise 91
Topology Editor
 examples 60
 Refinement 58
 Structural Design 56
 Tools and Controls 69

Topology Editor Preferences 60

Topology Editor Settings 29

Topology Editor Toolbar 26

Topology Filters Editor 70

Transport Solution

 configure 54

U

Undock Maestro interface 28

Using the Topology Editor 60

V

View Menu 18

W

Window Menu 18

Use of this documentation, any specification or files from Arteris and/or any other Arteris deliverables in violation of applicable law or regulations and the Arteris' license agreement, constitutes such a violation and is a material breach of the Arteris license agreement. Any Devices made therefrom are not warranted and not indemnified by Arteris. Arteris reserves its rights and remedies in case of such usage.

arteris.com

General Information:

U.S.A: (408) 470-7300

France: +33 1 61 37 38 40

Korea: +82 (70) 4849-2867

China: +86 139 1693 9647

Japan: +81 80 4683 5530

ARTERIS 