

Ncore Sharer Promotion Architecture Specification

Rev: 0.82, November 17, 2022

ARTERIS® NCORE SHARER PROMOTION ARCHITECTURE SPECIFICATION

Copyright © 2020 Arteris® or its affiliates. All rights reserved.

Release Information

Version	Editor	Change	Date
0.4	MK	Initial Document	09/09/2021
0.7	MK	Update after review with team Added a change to improve Read Unique performance	11/10/2021
0.72	MK	Added ACE AIU to UP filed table	04/01/2022
0.80	MK	Updated Snoop response UP table with clarification on promotion cases and SnpRsp DC and DT settings	07/08/2022
0.81	MK	Clarified RetSrc setting for CHI AIU	09/02/2022
0.82	MK	Added missing SnpInvStsh	11/17/2022
Legend: MK Mohammed MF Michael Frank Xx Whoever else edited this document			

Confidential Proprietary Notice

This document is CONFIDENTIAL AND PROPRIETARY to Arteris, Inc. or its applicable subsidiary or affiliate (collectively or as applicable, “Arteris” or “Arteris IP”), and any use by you is subject to the terms of the agreement between you and Arteris IP or the terms of the agreement between you and the party authorized by Arteris IP to disclose this document to you.

This document is also protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arteris IP. **No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated. You are prohibited from altering or deleting this notice from any use by you of this document.**

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information: (i) for the purposes of determining whether implementations infringe any third party patents; (ii) for developing technology or products which avoid any of Arteris IP's intellectual property; or (iii) as a reference for modifying existing patents or patent applications or creating any continuation, continuation in part, or extension of existing patents or patent applications; or (iv) for generating data for publication or disclosure to third parties, which compares the performance or functionality of the Arteris IP technology described in this document with any other products created by you or a third party, without obtaining Arteris IP's prior written consent.

THIS DOCUMENT IS PROVIDED “AS IS”. ARTERIS IP PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arteris IP makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other

rights. This document may include technical inaccuracies or typographical errors. Arteris IP makes no representations or warranties against the risk or presence of same.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARTERIS IP BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARTERIS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be solely responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word “partner” in reference to Arteris IP's customers is not intended to create or refer to any partnership relationship with any other company. Arteris IP may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arteris IP, then the click-through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the agreement shall prevail.

The Arteris IP name and corporate logo, and words marked with ® or ™ are registered trademarks or trademarks of Arteris (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arteris IP's trademark usage guidelines, available from Arteris IP upon request by emailing to contracts@arteris.com.

Copyright © 2020 Arteris Inc. or its applicable subsidiary or affiliate. All rights reserved.

Confidentiality Status

This document is Confidential and Proprietary. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arteris IP and the party that Arteris IP delivered this document to.

Product Status

The information in this document is **Preliminary**.

Web Address

<http://www.arteris.com>

Table of Contents

1	Introduction	9
1.1	Parameters	9
1.2	Unique Presence.....	9
1.2.1	UP = 00.....	9
1.2.2	UP = 01.....	9
1.2.3	UP = 10.....	10
1.2.4	UP = 11.....	10
1.3	DCE Details	10
1.4	AIU Details	11
2	Opens.....	12
3	Glossary	13
4	Notes	14

Table of Figures

NO TABLE OF FIGURES ENTRIES FOUND.

Table of Tables

Table 1 Unique presence field	9
Table 2 DCE UP and MPF3 filed setting	11
Table 3 AIU UP action	11

Preface

This preface introduces the Arteris[®] Network-on-Chip Hierarchical Coherency Engine Architecture Specification.

About this document

This technical document is for the Arteris Network-on-Chip Hierarchical Coherency Engine Architecture. It describes the subsystems and their function along with the system's interactions with the external subsystems. It also provides reference documentation and contains programming details for registers.

Product revision status

TBD

Intended audience

This manual is for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses or intend to use the Arteris Network-on-Chip Hierarchical Coherency System (ANoC-HCS).

Using this document

TBD

Glossary

The Arteris[®] Glossary is a list of terms used in Arteris[®] documentation, together with definitions for those terms. The Arteris[®] Glossary does not contain terms that are industry standard unless the Arteris[®] meaning differs from the generally accepted meaning.

Typographic conventions

italic

Introduces special terminology, denotes cross-references, and citations.

bold

Highlights interface elements, such as menu names. Denotes signal names. Also used for terms in descriptive lists, where appropriate.

`monospace`

Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.

monospace italic

Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name. *monospace italic* Denotes arguments to monospace text where the argument is to be replaced by a specific value. **monospace bold** Denotes language keywords when used outside example code.


SMALL CAPITALS

Used in body text for a few terms that have specific technical meanings, that are defined in the Arteris® Glossary. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.

Timing diagrams

The following figure explains the components used in timing diagrams. Variations, when they occur, have clear labels. You must not assume any timing information that is not explicit in the diagrams.

Shaded bus and signal areas are undefined, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.



Signals

The signal conventions are:

Signal level

The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW.

Asserted means:

- HIGH for active-HIGH signals.
- LOW for active-LOW signals.

Lowercase n

At the start or end of a signal name denotes an active-LOW signal.

Additional reading

This book contains information that is specific to this product. See the following documents for other relevant information.

History of the World II, Mel Brooks.

1 Introduction

The current implementation of NCORE in certain scenarios reads data from DMI/DRAM even when a copy of the cacheline is available in the cache upstream. This specifically happens when snoop filter ends up tracking a cacheline as only sharer and no owners. This specification describes the changes needed promote one of the sharers as an owner for snooping and data retrieval purposes. This is an addendum to current arch and does not have all the details.

1.1 Parameters

No new parameters are introduced

1.2 Unique Presence

This section goes over updated to the unique presence field in snoop request messages [Table 1](#) gives details of different encodings of the field.

UP	Name	Description
00	Reserved	future use for Null filters.
01	Unique Presence	This is the only copy in the system as per the Snoop filter. The snooping AIU maybe able to upgrade the Dtr type being issued to the requesting AIU
10	Reserved	Reserved
11	Unique Permission	The AIU identified in the MPF3 field is authorized to send DtrReq to the requesting AIU

TABLE 1 UNIQUE PRESENCE FIELD

1.2.1 UP = 00

This option maybe used in future for a null filter implementation where snoops are issued one at time i.e., the first caching agent's SnpReq must receive a SnpRsp before the next caching agent's SnpReq is issued. In this case any snooped AIU is authorized to issue a DtrReq. Depending on the type of request, DCE may stop issuing more SnpReq, if the Snooped AIU already sent out a DtrReq.

1.2.2 UP = 01

Unique Presence option maybe set only when one unique copy of the is cache line is present in the system. The snooped AIU in this case may upgrade the Dtr type to be issued from shared to unique. This is a legacy option that will be carried forward, benefit of this option is not quantified.

1.2.3 UP = 10

This option is reserved, with this new change in architecture the older functionality of this option is merged into UP = 11 option. This is done to simplify specification and design.

1.2.4 UP = 11

Unique Permission option is set to identify the AIU that is authorized to send the DtrReq. The Identified AIUs Funit ID is specified in the MPF3 field. If an owner is present in the system, then the owner is identified in the MPF3 field, if there are no owners and one or more sharers are present then one of the sharers is identified in the MPF3 field. The Snooped AIU is authorized to send the DtrReq if its own Funit ID matches the Funit ID in the MPF3 field of the SnpReq.

1.3 DCE Details

[Table 2](#) shows details on how the UP and MPF3 field needs to be set for different snoop request. X here denotes don't care, Implementation may set it zero or any random value.

SnpReq	Condition	UP	MPF3	Notes
SnpClnDtr / SnpNoSDInt / SnpVldDtr /	Null filter	00	X	Future use
	Unique Owner/Sharer	01	X	AIU may upgrade to Unique Dtr
	Owner is identified Multiple sharers	11	Owner	
	Owner not identified Multiple Sharers	11	Find first Sharer	One of the sharer is promoted as owner
SnpInvDtr*	Null filter	00	X	Future use
	Unique Owner/Sharer	01	X	Issue DTR as per current spec of Snoop response map
	Owner is identified Multiple sharers	11	Owner	One owner and Multiple sharers are present in the system, issue DTW to DMI instead of DTR, In this case SnpRsp DC must be '0' and DT must be 2'b01
	Owner not identified Multiple Sharers	11	Find first Sharer	One of the sharers is promoted as owner, multiple sharers are present in the system, issue DTW to DMI instead of DTR , In this case SnpRsp DC must be '0' and DT must be 2'b01
SnpNtrc/ SnpNtrcMI / SnpNtrcCI	Null filter	00	X	Future use
	Unique Owner/Sharer	01	X	
	Owner is identified Multiple sharers	11	Owner	
	Owner not identified Multiple Sharers	11	Find first Sharer	One of the sharer is promoted as owner

SnpReq	Condition	UP	MPF3	Notes
SnpInvDtw / SnpClnDtw / SnpInv / SnpInvStsh / SnpUnqStsh / SnpStshUnq / SnpStshShd	Null filter	00	X	Future use
	Unique Owner/Sharer	01	X	AIU may do a DtwDataCln
	Owner is identified Multiple sharers	11	X	No DTR for this snoop so MPF3 is don't care
	Owner not identified Multiple Sharers	11	X	No sharer promotion in this case

TABLE 2 DCE UP AND MPF3 FILED SETTING

*Currently DCE issues SnpInvDtw for Read Unique when there is more than one agent with the copy of CL. This will need to change so that DCE issues SnpInvDtr for all Read Unique cases with UP settings as specified in the table above corresponding changes need to be made in AIUs. Motivation behind this change is to improve Read Unique performance when there is more than one copy of the CL in the system. The implementation of using SnpInvDtw may cause the DMI read when data is clean.

1.4 AIU Details

[Table 3](#) gives details on different actions the AIUs need to take based on the UP and MPF3 field in different SnpReq.

SnpReq	UP	MPF3	CHI AIU RetToSrc	NCAIU with Proxy Cache	ACE AIU	Action
SnpClnDtr / SnpNoSDInt / SnpVldDtr / SnpInvDtr / SnpNitcMI / SnpNitcCI / SnpNitc	00	X	Not set	-	-	Future use
	01	X	Set	-	-	AIU may upgrade to Unique DtrReq based on the Snoop response mapping specification
	11	Match	Set	Provide data even if in SC state	Provide data if provided by the ACE agent	AIU must send out the appropriate DtrReq based on the snoop response mapping specification (for SnpInvDtr this may be a DTW based on Table 2)
	11	No Match	Not set	Do not provide data	Drop data if provided by the ACE agent	AIU must not send out the DtrReq
SnpInvDtw / SnpClnDtw / SnpInv / SnpUnqStsh / SnpStshUnq / SnpStshShd	00	X	Not set	-	-	Future use
	01	X	Not set	-	-	AIU may do a DtwDataCln based on the Snoop response mapping specification
	11	X	Not set	-	-	No DTR for this snoop
	11	X	Not set	-	-	No DTR for this snoop

TABLE 3 AIU UP ACTION

2 Opens

Questions/Feedback/Need to discuss:

3 Glossary

Arteris

A NoC Company

NCore3

A coherent NoC provided by Arteris with AMBA interfaces and built-in caches.

4 Notes

Notes