<u>ARTERİS</u>

ARTERIS* NC. Copyright & Ncore 3.4 - Architecture Parameter

Release Information

Version	Editor	Change	Date
0.1	MF/MK	Initial Document template created	10/24/2019
0.2	MF	Document started from template	01/26/2022
0.5	MF	Added details for each item and cleaned up	02/02/2022
0.6	CCW	Initial realease for Ncore 3.4	03/24/2023
Legend:	MK	Mohammed Khaleeluddin	
	MF	Michael Frank	. (2)
	CCW	Cheng Chung Wang	NO.
	Xx	Whoever else edited this document	X N

Note:

The initial description of these modifications has been presented as CCB request on Jan 21, 2022

Issues to be discussed:

Do we want to apply this mechanism to write data buffers within DMI? In this case we would create a nCohWriteBufSiz parameter for each DMI and use a configuration register in each DMI to distribute them among the DCE

NCR32-PRD-11 CHI Protocol Support

Product implementation shall support CHI issue A and issue B features.

The implementation does not support following features

- 1. Retry mechanism
- 2. Write stashes from CHI B interface
- 3. CHI data check and power down mechanisms

ID	NCR32-PRD-11	
Name	CHI Protocol Support	75
Status	Approved	
Release	3.0.0	
Owner	Mohammed Khaleeluddin	
Justification		. ~
Notes	CHI base plus Stashing, Atomics, ROCI, ROMI, Prefetch.	

NCR32-PRD-12 ACE-Lite-E AIU Support

The implementation shall support ACE-Lite E compliance protocol by roviding an ACE-Lite-E AIU.

Following limitations apply

- 1. Narrow accesses larger than 1 beat not supported
- 2. ACE5-Lite trace / loop back capability no supported
- 3. ACE5-lite power signaling, trace and loopback not supporte

ID	NCR32-PRD-12	
Name	ACE-Lite-E AIU Support	
Status	Approved	
Release	3.0.0	
Owner	Mohammed Khaleen ddin	
Justification	~~	
Notes		

NCR32-PRD-13 AXI AIU with Proxy Cache

The implementation mat support an AXI AIU with configurable Proxy Cache. MOESI caching model shall be supported.

	ID _	NCR32-PRD-13	
	Name	AXI AIU with Proxy Cache	
	Status	Approved	
	Release	3.0.0	
X	Owner	Mohammed Khaleeluddin	
	Justification		
	Notes		

NCR32-PRD-14 DII and internal non-coherent connectivity

The product shall implement DII and internal non-coherent connectivity for handling of non-atomic, non-coherent IO transactions in the Ncore3 system

ID	NCR32-PRD-14	
Name	DII and internal non-coherent connectivity	
Status	Approved	<u>~</u>
Release	3.0.0	
Owner	Mohammed Khaleeluddin	
Justification		
Notes		

NCR32-PRD-15 Support of Flexible Coherent Memory Map

Product implementation shall provide user ability to configure memory maps at system boot time.

ID	NCR32-PRD-15	
Name	Support of Flexible Coherent Memory Map	
Status	Approved	
Release	3.0.0	
Owner	Mohammed Khaleeluddin	
Justification		
Notes		

NCR32-PRD-16 Frequency of 1.6GHz

Product shall support most Ncore units running at 1.6 SHz, SS LVT/ULVT mix, 7nm.

The CHI AIU will have an optional CHI async interface capable of running up to 2GHz

	<u> </u>
ID	NCR32-PRD-16
Name	Frequency of 1.66 tz
Status	Approved Approved
Release	3.0.0
Owner	Molecumed Khaleeluddin
Justification	
Notes	

NCR32-PRD-17 Power Management features

Product shall-implement power management features supporting 2 levels of clock-gating and ARM Q-channel support

ID	NCR32-PRD-17
Name	Power Management features
Status	Approved
Release	3.0.0
Owner	Mohammed Khaleeluddin
Justification	
Notes	

NCR32-PRD-19 Debug and Trace Features

Product implementation shall provide debug and trace features at least equivalent to what is available in Ncore 2 while allowing for future compliance with Arm CoreSight.

ID	NCR32-PRD-19	
Name	Debug and Trace Features	
Status	Approved	<u>~</u>
Release	3.2.0	a V
Owner	Mohammed Khaleeluddin	
Justification		
Notes		

NCR32-PRD-20 Performance Monitoring

Product shall implement baseline performance monitoring framework and capabilities such as performance counters and allow for expansion across multiple 3.x releases.

In release 3.2, Ncore is to come with additional performance counters at the Units levi (DCE, DVE, IOAIU, CHIAIU, DMI, DII blocks).

ID	NCR32-PRD-20
Name	Performance Monitoring
Status	Approved
Release	3.2.0
Owner	Mohammed Khaleeluddin
Justification	NXP requesting the feature.
Notes	

NCR32-PRD-23 CCP Capabilities into Ncore

Product implementation shall enable scratchpal and way partitioning for DMI.

ID	NCR32-PRD-28
Name	CCP Capabilities into Ncore
Status	Approved
Release	70.
Owner	Mehammed Khaleeluddin
Justification /	
Notes	

NCR32-PRD-24 Read Acceleration

Product shall implement DTR read acceleration

 roduct sharphe	ment b Tix read decertation	
	NCR32-PRD-24	
Name	Read Acceleration	
Status	Approved	
Release	3.0.0	
Owner	Mohammed Khaleeluddin	
Justification		
Notes		

NCR32-PRD-27 Support for different data widths

Implementation shall provide support for different data widths at the Ncore unit level

CHI AIU interface - 128/256

ACE/AXI/ACE-Lite AIU - 64/128/256

DII - 64/128/256

DMI - 128/256

	ID	NCR32-PRD-27	
	Name	Support for different data widths	75
Г	Status	Approved	
	Release	3.0.0	
	Owner	Mohammed Khaleeluddin	
	Justification		. ~
	Notes	To see if there is any limited configuration we can restrict to	

NCR32-PRD-28 Separate out MN

Implementation shall separate out MN (Sys CSRs + DVM) from DCE

ID	NCR32-PRD-28
Name	Separate out MN
Status	Approved
Release	3.0.0
Owner	Mohammed Khaleeluddin
Justification	
Notes	Assumption is that there is a top-tevel "DCE0" wrapper that will include DCE0 + MN and that's what will be tested in a DCE unit level testbench

NCR32-PRD-29 Ncore Security features

Product shall support Arm TrustZor

ID	NCP52 PR1 29
Name	Acore Security features
Status	Approved
Release	3 .0.0
Owner	Mohammed Khaleeluddin
Justifica for	
Notes	

NCR32-PRD-202 Increase CAIU, IOAIU & DMI outstanding transactions amount

The CAIU, IOAIU & DMI interfaces are to be modified to support up to 128 (instead of 64 currently) outstanding transactions.

The DMI RTT limit is to also be increased to 128 (from 64) while the WTT limit is to remain at 64.

ID	NCR32-PRD-202	
Name	Increase CAIU, IOAIU & DMI outstanding transactions amount	
Status	Approved	OV
Release	3.2.0	
Owner	Mohammed Khaleeluddin	
Justification	NXP requested Ncore 3 to support up to 128 outstanding transactions on the CAIU, NCAIU and DMI interfaces. This is to ensure it covers the larger DRAM round-trip latency.	\ @'
Notes		

NCR32-PRD-203 PCIe ordering changes

Notes	. ^\
-PRD-203 PCIe ord	ering changes
Address manager ch	nanges
IOAIU changes: Sup	port for updated GPRAs and ordering
DII changes: Change	es to make sure writes are not blocked by reads
ID	NCR32-PRD-203
Name	PCIe ordering changes
Status	Approved
Release	3.2.0
Owner	Mohammed Khaleeluddin
Justification	NXP
Notes	

NCR32-PRD-204 Memory generic interface support

Ncore shall expose the memory functional ports (address, data, enables, etc.) at its top-level interface instead of instantiation the memories within the blocks where they are used.

ID	N0R32-PRD-204
Name	Memory generic interface support
Status	✓ Approved
Release	3.2.0
Owner	Mohammed Khaleeluddin
Justification	NXP requested this enhancement to ease the integration of the memories at the SoC top-level.
Notes	

NCR32-PRD-205 Coherency requests support for power down

In order to support power down capabilities and to take peripherals in and out of coherence, messages need to be added (AMBA ACE5 SYSCOREQ and SYSCOACK signals at CAIU).

		-
ID	NCR32-PRD-205	
Name	Coherency requests support for power down	
Status	Approved	
Release	3.2.0	
Owner	Mohammed Khaleeluddin	
Justification		
Notes		

NCR32-PRD-206 Exclusive events reporting

Ncore to support exclusive event reporting.

- Each AIU shall support a bi-directional event interface
- The event interface may receive events from the attached agent following the REQ/ACK-protocol
- The event interface shall forward events, generated internally or received from another agent, to the attached agent
- Events will be transported within Ncore using SysMsg trans
- Events may originate within Ncore (when an exclusive monitor is cleared)
 Events entering Ncore at any AIU shall be forwarded to an AIUs

ID	NCR32-PRD-206
Name	Exclusive events reporting
Status	Approved
Release	3.2.0
Owner	Mohammed Khaleeluddin
Justification	NXP is leveraging exclusive accesses.
Notes	

NCR32-PRD-208 Error flow clean up

Enhanced Error flow implementa

ID	_ NCR32-PRD-208	
Name	rror flow clean up	
Status	Approved	
Release	3.2.0	
Owner	Mohammed Khaleeluddin	
Just fication	NXP	
Notes		

NCR32-PRD-212 Increase of CHI and AXI user bit limit

Ncore to accept configurations with a 32 user bit limit for AXI and CHI, instead of 16.

ID	NCR32-PRD-212	
Name	Increase of CHI and AXI user bit limit	
Status	Approved	
Release	3.2.0	
Owner	Mohammed Khaleeluddin	
Justification	NXP requested this enhancement.	
Notes		

NCR32-PRD-213 SRAM address protection

SRAM addresses should be protected with an ECC.

ID	NCR32-PRD-213	
Name	SRAM address protection	
Status	Approved	
Release	3.2.0	
Owner	Mohammed Khaleeluddin	
Justification	This is a generic requirement which derives from the functional safety objectives.	
Notes		

NCR32-PRD-214 Limiting CSR access to one agent

Ncore should limit the access to the control and status registers (CSR) to one single agent to increase system robustness.

	ID	NCR32-PRD-214
	Name	Limiting CSR access to one agent
	Status	Approved
	Release	3.2.0
	Owner	Mohammed khaleeluddin
	Justification	NXR requested the enhancement for system robustness.
	Notes	
RX	eiis	

NCR32-PRD-215 QoS support

- 1. A QoS mechanism shall be implemented
- 2. The QoS mechanism shall accept the QoS or priority value supplied by the native agent protocol and map it to one of the corresponding service classes (bucket) of Ncore
- 3. The QoS mechanism shall support at least 8 different classes of service (QoS-buckets). These classes shall be encoded by a binary vector and propagated as part of the transaction metadata.
- 4. The QoS mechanism shall avoid priority inversion
- 5. The QoS mechanism shall ensure forward progress for all service classes (livelock/deadlock avoidance), one suggested method would be by implementing a starvation counter, limiting the number of higher service class transactions that may bypass any transaction of lower service class
- 6. Each service class shall determine the arbitration priority and a latency- or starvation count that
- 7. A programmable threshold sets the starvation count limit, the max. number of higher service class transactions allowed to bypass any lower service class transaction, for each arbitration point threshold values may be shared among one or more arbitration points
- Arbitration priority shall be used at any point in the system where requests are queued up for processing, this includes but may not be limited to:
 - a. Skid buffers (entry queue for all units)
 - b. Transaction tables (AIU, DCE, DMI)
 - c. Switches in the interconnect
- 9. A transaction's service class shall be upgraded after the threshold has been exceeded

_		
[ID	NCR32-PRD-215
[Name	QoS support
	Status	Approved
ĺ	Release	3.0.0
[Owner	Mohammed Khaleeluddin
ĺ	Justification	
ľ	Notes	
K	reis	OMI

Confidential Proprietary Notice

This document is CONFIDENTIAL AND PROPRIETARY to Arteris, Inc. or its applicable subsidiary or affiliate (collectively or as applicable, "Arteris" or "Arteris IP"), and any use by you is subject to the terms of the agreement between you and Arteris IP or the terms of the agreement between you and the party authorized by Arteris IP to disclose this document to you.

This document is also protected by copyright and other related rights and the practice or implementation of the internation contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Articis IP. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated. You are prohibited from altering or deleting this notice from any use by you of this document.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information: (i) for the purposes of determining whether implementations infring (any third party patents; (ii) for developing technology or products which avoid any of Arteris IP's intellectual property; or (iii) as a reference for modifying existing patents or patent applications or creating any continuation, continuation in part, or extension of existing patents or patent applications; or (iv) for generating data for publication or disclosure to third parties, which compares the performance or functionality of the Arteris IP technology described in this document with any other products created by you or a third party, without obtaining Arteris IP's prior written consent.

THIS DOCUMENT IS PROVIDED "AS IS". ARTERIS IP PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arteris IP makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights. This document may include technical inaccuracies or typographical errors. Arteris IP makes no representations or warranties against the risk or presence of same.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARTERIS IP BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARTERIS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH HAMAGES.

This document consists solely of commercial items. You shall be solely responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arteris IP's customers is not intended to create or refer to any partnership relationship with any other company. Arteris IP may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arteris IP's hear the click-through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the agreement shallowevail.

The Arteris IP name and corporate logo, and words marked with ® or ™ are registered trademarks or trademarks of Arteris (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arteris IP's trademark usage guidelines, available from Arteris IP upon request by emailing to contracts@arteris.com.

Copyright © 2020 Arteris Inc. or its applicable subsidiary or affiliate. All rights reserved.

Confidentiality Status

Arteris Company Confidential Arteris

Table of Contents

١.	PK	EFACE	10
2.	٥١	VERVIEW	18
3.	AS	SSUMPTIONS	19
3	3.1.	System Constraints	19
4.	SY	STEM USER SETTABLE PARAMETERS	21
4	4.1.	PROJECT NAME PARAMETERS	ر ر (ر
4	4.2.	SYSTEM LEVEL CONNECTIVITY PARAMETERS	21
4	4.3.	SYSTEM ADDRESS MAP PARAMETERS	24
4	1.4.	SYSTEM RESILIENCY PARAMETERS	25
4	4.4.	SYSTEM ERROR PARAMETERS	
4	4.5.	System QoS parameters	27
4	4.6.	SYSTEM LEVEL DEBUG PARAMETERS	28
	4.7.	SYSTEM LEVEL PHYSICAL PARAMETERS	30
4	4.8.	SYSTEM ENGINEERING PARAMETERS	30
5.	PC	SYSTEM ENGINEERING PARAMETERS	31
6.	ME	EMORY MAP USER SETTABLE PARAMETERS	32
7.	so	OCKET USER SETTABLE PARAMETERS	37
-	7.1.		37
	7.2.	ACE INTERFACE	رد
	7.3.	ACE_INTERFACE	رو الا
	7.4.		Δ?
	7.5.	CHI ISSUE A INTERFACE	Δ ¹
	7.6.	CHI Issue A Interface	47
		ONCERTO USER SETTABLE PARAMETERS	
9.	CA	AIU USER SETTABLE PARAMETERS	50
9	9.1.	CAIU RESOURCE FARAMETERS	50
	7.2.		
9	9.3.	CAIU ADDRESS MAT PARAMETER	52
9	9.4.	CAIU SROOPHITER PARAMETERS	53
9	9.5.	CAIU PERFORMANCE COUNTER PARAMETERS	53
9	9.6.		
	9.7.		
9	9.8.	CALL CONNECTIVITY PARAMETERS	56
10	O	DOE USER SETTABLE PARAMETERS	58
1	10.1.	DCE resource parameters	58
1	10.2.		
1	10.3.		
1	10.4.	. DCE PERFORMANCE COUNTER PARAMETERS	61
	10.5.		
	10.6.	. DCE CONNECTIVITY PARAMETERS	61

11. D	DMI USER SETTABLE PARAMETERS	64
11.1.	DMI RESOURCE PARAMETERS	64
11.2.	DMI address map parameters	66
11.3.	DMI System Cache parameters	66
11.4.		
11.5.		
11.6.	DMI QOS ENHENCEMENT PARAMETERS	
12. D	DII USER SETTABLE PARAMETERS	72
12.1.	DII resource parameters	72
12.2.	DII ADDRESS MAP PARAMETERS	73
12.3.	DII PERFORMANCE MONITOR PARAMETERS	74
13. D	OVE USER SETTABLE PARAMETERS	75
	_	7-5
13.1.	DVE RESOURCE PARAMETERS	
13.2. 13.3.		
14. N		77
14.1.	NCAIU MULTIPORT PARAMETERS	77
14.2.	NCAIU RESOURCE PARAMETERS	78
14.3.	NCAIU CREDIT PARAMETERS	78
14.4.	NCAIU ADDRESS MAP PARAMETER	
14.5.	NCAIU SNOOP FILTER PARAMETERSNCAIU PROXY CACHE PARAMETERS	79
14.6.	NCAIU PROXY CACHE PARAMETERS	80
14.7.		
14.8.		
14.9. 14.10		
15. C	CCP USER SETTABLE PARAMETERS	85
16. L	EGATO USER SETTABLE PARAMETERS	
16.1.	SYM_SWITCH/SYM_BUF_SWITCH	87
16.2.		
16.3.	CHI_ASYNC_ADAPTER	88
16.4.		
16.5.		
16.6.	SYM_BIPE ADAPTER	88
17. D	DERIVED FIXED SOCKET PARAMETERS	89
17.1.	AX INTERFACE	89
17.2.	APB_INTERFACE	89
17.3.		
1₹.	•	
17\5.		
17.6.		
17.7.		
18. D	DERIVED/FIXED CONCERTO PARAMETERS	95
18.1.	CONCERTOC SMI PARAM	95

18.2.	CONCERTOC PARAM	
18.3.	ConcertoC RequestMessageFields	100
18.4.	ConcertoCResponseMessageFields	105
19. LEG	GATO DERIVED/FIXED PARAMETERS	109
19.1.	PMA	
19.2.	SYM_ASYNC_ADAPTER	
19.3.	SYM BUF SWITCH	
	1. Configuration details	
19.4.	SYM_IBUF_SWITCH	
19.5.	WIDTH/RATE_ADAPTER	113
19.6.	SYM_PIPE_ADPATER	117
19.7.	INTERRUPT	
19.8.	Parameter for CSR network	
19.9.	CHI_ASYNC_ADAPTER	
19.10.		118
19.10. 19.10.		۱۱۵
19.10.		
19.10.		
19.10		123
		124
20. OIF		
20.1.	PARAMETER RELATED WITH PLACEHOLDER GENERIC SIGNAL	124
20.2.	PARAMETER RELATED WITH SRAM ASSIGNMENT	125
	1. SW_memory	
	2. Generic ports	
21. USE	ER SETTABLE PARAMETER FOR SYNTHESIS	127
	ER SEITABLE PARAMETER FOR SYNTHESIS.	
K	eri	

Table of Figures

FIGURE 4-1 NAIUPORTS PARAMETER		23
FIGURE 5-1: POWER AND CLOCK DOMAIN DEFINITION FOR NCORE 3.2. FIGURE 16-1: SYM_BUF_SWITCH IN CDTI, WITH ONLY ONE VC		. 187
FIGURE 19-1: PMA IN CLOCK DOMAIN	ا. ۱	109
FIGURE 19-2: SYM_BUF_SWITCH IN CDTI, WITH ONLY ONE VC	V.	111
FIGURE 19-3: SYM_BUF_SWITCH IN CDTI		112

Arteris Company Confidential Office Arteris

1. Preface

This preface introduces the Arteris® Network-on-Chip Hierarchical Coherency Engine Architecture Specification.

About this document

This technical document is for the Arteris Network-on-Chip Hierarchical Coherency Engine Architecture. It describes the subsystems and their function along with the system's interactions with the external subsystems. It also provides reference documentation and contains programming details for registers.

Product revision status

TBD

Intended audience

This manual is for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses or intend to use the Arteris Network-on-Chip Hierarchical Coherency System (ANOC-HCS).

Using this document

TBD

Glossary

The Arteris® Glossary is a list of terms used in Arteris® doc mentation, together with definitions for those terms. The Arteris® Glossary does not contain terms that are not stry standard unless the Arteris® meaning differs from the generally accepted meaning.

Typographic conventions

italic

Introduces special terminology, denotes cross-references, and citations.

bold

Highlights interface elements such as menu names. Denotes signal names. Also used for terms in descriptive lists, where appropriate.

monospace

Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.

monospace talic

Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name. monospace italic Denotes arguments to monospace text where the argument is to be replaced by a specific value. monospace bold Denotes language keywords when used outside example code.


MALL CAPITALS

Used in body text for a few terms that have specific technical meanings, that are defined in the Arteris® Glossary. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.

Timing diagrams

The following figure explains the components used in timing diagrams. Variations, when they occur, have clear labels. You must not assume any timing information that is not explicit in the diagrams.

Shaded bus and signal areas are undefined, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.



Signals

The signal conventions are:

Signal level

The level of an asserted signal depends on when hearth signal is active-HIGH or active-LOW.

- HIGH for active-HIGH signals.
- LOW for active-LOW signals.

Lowercase n

At the start or end of a signal hame denotes an active-LOW signal.

Definitions

Flow

Communication between two end points in the protocol. Includes sending a message from the initiator of a transaction (sende), for example an AIU, to the completer of the transaction (receiver), and returning a response tack.

Target

The andpoint of a flow, Ncore architecture implements the following targets:

- DCE, DCE commands from CAIU, NCAIU
- DMI commands from CAIU, NCAIU and DCE; data from CAIU, NCAIU
- DII commands & data from CAIU, NCAIU
- CAIU snoop commands from DCE

2. Overview

3. Assumptions

NCore 3.0 has three parameter categories:

- pre-map parameters,
- post-map parameters which are being defined in Maestro, and
- hw-cpr files which are being defined in CPR file, mainly by HW design team.

Premap parameters are being used at Maestro mapping stage, and then post-map parameters override the values after the mapping. Finally, hw-cpr files will be used on top of results of software, and main purpose of this file is to define derivation rules from pre-map/post-map software-type files. This document is only summarizing preamp and postmap parameters of Maestro.

However, this document does not specify pre-map/post-map parameters. Instead, divide the parameters into (1) user settable parameters and (2) derived/fixed parameters. User parameter part will be visible to the customer through tcl configuration and GUI configuration. The default, min, and max value of the user settable parameters must match with user settable ranges.

3.1. System Constraints

System constraints do **NOT** correspond any user settable parameter. It is to add checks so that user cannot add more components over the limits.

TABLE 3-1: NUMBER OF CAIUS

)		
Number of CAIUs	Architecture		Release		Default
	Min	Max	Min	Max	
Value	•		1	32	
Constraints			•		
Customer Description	Number of CAU	s			
Engineering Description					

TABLE 3-2: NUMBER OF NOAL

Number of NCAIUs	Architecture		Release		Default
	Min	Max	Min	Max	
Value			0	32	
Constraints					
Customer Description	Number of NCAI	Us			
Engineering Description					

Table 3-3: Number	OF	DMIS	5
-------------------	----	------	---

Number of DMIs	Architecture	Architecture		Release		
	Min	Max	Min	Max		
Value			1	16		
Constraints						
Customer Description	Number of DMIs					
Engineering Description						

TABLE 3-4: NUMBER OF SFS

Number of SFs	Architecture		Release		Default
	Min	Max	Min	Max	
Value			1	16	
Constraints					O
Customer Description	Number of Sno	op Filters			•
Engineering Description					

TABLE 3-5: NUMBER OF DVES

Number of DVEs	Architecture	•	Release	<u> </u>	Default
	Min	Max	Min	Max	
Value				1	
Constraints			0		
Customer Description	Number of D	VEs)		
Engineering Description					
arteris of	MP	*			

4. System User Settable Parameters

4.1. Project name parameters

ABI F 4-	1 · PRO	IFCTNAME	PARAMETER

Name: projectName			Visibility: Us
	Architecture	Release	Default
	String	String	
Value			
Constraints		·	(6)
Customer Description	Project Name.		•
Engineering Description			
			•••
			~ / •

4.2. System level connectivity parameters

As described in Chapter 2.4 Message connectivity and network mapping of NCore3.2System spec, NCore provides the mapping templates of Concerto C messages to CDTI network. User will choose one of them considering the tradeoff between performance and area/power dissipation. For the detail of each mapping, refer NCore 3.2 System Architecture document.

We are supporting two options:

- Use two command networks and one data network
- Use three command s and one data network

TABLE 4-2: COHERENTTEMP

Name: coherent emplate		Type: Enum	Visibiltiy: User
	Architecture	Release	Default
• . 6	Enum	Enum	
Value	"TwoCtrlOneDataTemplate", "ThreeCtrlOneDataTemplate'		ThreeCtrlOne DataTemplate
Constraints			
Sustomer Description		TwoCtrlOneDataTemplate: Adds su ThreeCtrlOneDataTemplate: Adds st twork.	
Engineering Description			

New parameters are introduced to specify ports interleaving and to report connectivity information to AIUs.

TABLE 4-3: NAIUPORTS PARAMETER

Name: nAiuPorts			Type: Int		Visibiltiy: User	
	Architecture		Release		Default /	
	Min	Max	Min	Max		
Value	1	16	1	4	1	
Constraints	Powers of two	Powers of two valid values are 1, 2, 4, 8 and 16; Ports need to be same				
Customer Description	Specifies the n	Specifies the number of AIU that are grouped together. These AIUs must be identical.				
Engineering Description	The parameter ported NCAIU	The parameter applies to any Initiator AIU type in Ncore i.e. CAIU NCAID or multi ported NCAIU				
	These set of Al	These set of AIUs are treated as a single group of AIUs and must be identical.				
	as a mutliporte	This parameter is on top of nNativeInterfacePorts as shown in Figure 4-1, here it show is a mutliported NCAIU with two AXI ports specified by nNativeInterfacePorts and nen 2 NCAIUs specified by nAiuPorts.				


TABLE 4-4: APRIMARYAIUPORTBITS PARAMETER

	Type: Enum	Visibiltiy: User	
Architecture	Rejease	Default	
	0,	array of integers	
Powers of two valid values ar	re 1, 2, 4, 8 and 16; Ports ne	ed to be same	
Specifies the number of AIU that are grouped together. These AIUs must be identical.			
ported NCAIU These set of AIUs are treated This parameter is on top of ni as a multiported NCAIU with	d as a single group of AIUs a NativeInterfacePorts as show two AXI ports specified by n	and must be identical. wn in Figure 4-1, here it shows	
	Powers of two valid values and Specifies the number of AIU. The parameter applies to any ported NCAIU. These set of AIUs are treated. This parameter is on top of no an antifloorted NCAIU with	Powers of two valid values are 1, 2, 4, 8 and 16; Ports ne Specifies the number of AIU that are grouped together. T The parameter applies to any Initiator AIU type in Ncore i	

Table 4-5: aSecondaryAop rabits Parameter

Name: aSecondaryAiuPortB	its	Type: Enum	Visibiltiy: User		
	Architecture	Release	Default		
.,5					
Value			Array of strings		
Constraints	aSecondaryAiuPortBits is an array of string, its depth depends on nAiuPorts parameter value it is limited to log2(nAiuPorts).				
		decimal number one hot enco n aPrimaryAiuPortBits. Exampl ']			
Customer Description					
Engineering Description	Note used in this release				

ARTERISE 23



4.3. System address map parameters

At NCore 3.0, we could have up to 24 configurable memory regions, and each memory region would be configured using registers. Please refer system architecture spec for the detail (Chapter 3.3.2.12 and Chapter 3.3.2.13 General Purpose System Address Region Mapping Registers).

TABLE 4-6: NGPRA PARAMETER

Name: nGPRA			Type: int		Visibiltiy: Use
	Architectur	re	Release		Default
	Min	Max	Min	Max	
Value	1	24			1(
Constraints					. (
Customer Description	Number of g	general purpose addr	ress regions that the	system can support	
Engineering Description					

DCE is supporting fixed style interleaving, and the interleaving bits are configurable using the above parameters.

TABLE 4-7: DCEINTERLEAVING PRIMARY BITS

Name: dceInterleavingPrim	aryBits	Type: Int	Visibiltiy: User
	Architecture	Release	Default
	Array of Integers	Array of Integers	
Value			
Constraints			
Customer Description		select bits. N address bits other that es of these bits in the order of their o occessed	
Engineering Description			

TABLE 4-8: DCEINTERLEAVING SECONDARY BITS

dceInterleavingSecondary	Bits	Type: Int	Visibility: None
	Architecture	Release	Default
	Array of Integers	Array of Integers	
Value		Will not be released at NCore 3.2	
Constraints			•
Customer Description		nosen on oa per primary bit bases. The bits d and the primary bit with an Exclusive OR	
Engineering Description	Not tested yet. Will not be	released at NCore 3.2.	

4.4. System resiliency parameters

The resiliency feature in Ncore is optional, and when enabled, is implemented in addition to other configured Ncore features. The detail is described in Chapter 11 Resiliency Support of the NCoreSystem spec.

TABLE 4-9: RESILIENCY ON/OFF PARAMETER

Name: resiliencyEnabled		Type: Boolean	Visibiltiv. Us	ser
	Architecture	Release	Default	
	Boolean	Boolean	(C)	
Value	True, False		FALSE	
Constraints				
Customer Description	Enable resilience-related features	in the Ncore system.		
Engineering Description		X		

TABLE 4-10: DUPLICATION ENABLE PARAMETER

Name: duplicationEnabled		Type: Boolean	Visibility: User
	Architecture	Release	Default
	Boolean	Boolean	
Value	True, False		FALSE
Constraints		' 🔾	
Customer Description	Enable unit duplication for not duplicated; they may be	all Nore units only. Memories protected separately	and interconnect logic are
Engineering Description			

This capability enables a designer to source or terminate data protection signals on selected external CAIU, IO-AIU, DMI, and DII interfaces.

TABLE 4-11: NATIVE INTERFACE PLOTECTON PARAMETER

Name: nativeIntfProtEnable		Type: Boolean	Visibility: User
	Architecture	Release	Default
	Boolean	Boolean	
Value	True, False		FALSE
Constraints			
Customer Description		ction on native Ncore interfaces. This ac signals at the interface. Protection logic	
Engineering Description			

The checker component receives one to four cycles delayed version of the same inputs as the functional component, which is decided by this parameter. The safety checker module receives the functional component outputs and delays them by one to four cycles, then compares them with the checker component outputs. Any discrepancy is considered a fault. Faults detected are logged and reported to the fault controller as mission fault. Once detected, the fault will remain logged inside the checker component until a BIST sequence clears it.

TABLE 4-12: INTERUNITDELAY PARAMETER

Name: interUnitDelay			Type: Int		Visibility: User
	Architecture		Release		Default
	Min	Max	Min	Max	
Value	1	4			1
Constraints					
Customer Description	Delay between clock cycles.	n functional uni	it and delay unit. De	lay can be specifi	led in number of
Engineering Description					
					\bigcirc
LE 4-13: RESILIENCYPROTE	CTIONTYPE PAR	RAMETER			
N	Tuno.				Visibility: User
Name: resiliencyProtection	ype			• • •	Visibility: User

TABLE 4-13: RESILIENCYPROTECTIONTYPE PARAMETER

Name: resiliencyProtection	Туре		•.7	Visibility: User		
	Architecture	Release	X/	Default		
	String	String				
Value	"NONE", "PARITY", "SECDED"	. (3//	None		
Constraints						
Customer Description	Interconnect protection type. Both data and control header will be protected. Available options are: NONE: no protection. PARM Y: Byor detection, parity protection. SECDED: Single bit error correction and double bit error detection, ECC protection.					
Engineering Description	This parameter affects CDTI protection only.					

TABLE 4-14: FNDISABLERESILIENCYBISTDEBUGPIN PAR METE

Name: fnDisableResiliency	/BistDebugPin	Type: Int		Visibility: U	
	Architecture	Release		Default	
	Min Max	Min	Max		
Value	0	0	1	0	
Constraints	70				
Customer Description	When set removes BIST	and trace & debug dis	able pin.		
Engineering Description	When set removes BIST	and trace & debug dis	able pin.		
115					
~ (C)					
V					
•					

4.4. System error parameters

This parameter configures timeout counter size in each module. We have additional register to configure the maximum size at run time, and the run time value should be less than or equal to this parameter value.

TABLE 4-15: TIMEOUTTHRESHOLDPARAMETER

Name: timeoutThreshold					Visibility: User
	Architectu	re	Release		Default
	Min	Max	Min	Max	
Value	1	2147483647			16384
Constraints					
Customer Description		reshold value. This sp must complete in an l larity.			
Engineering Description					

TABLE 4-16: MEMORYPROTECTIONTYPE PARAMETER

Name: memoryProtectionType			Visibility: User		
	Architecture	Release	Default		
	String	String			
Value	"NONE", "PARITY", "SECDED"	O,	None		
Constraints)			
Customer Description	Protection type for all memories in the Ncore system. Available options are: NONE: no protection. PARINY Error detection, parity protection. SECDED: Single bit error correction and sounder bit error detection, ECC protection.				
	SRAM memory type does not support memoryProtectionType ==NONE. If the memory is configured as FLOP, then NONE is supported.				
Engineering Description	1 00				

4.5. System QoS parameters

This parameter would enable starvation and aging arbitration in the skid buffer or OTT entry in AIU, DCE, and DMI.

TABLE 4-17: COSEMABLED PARAMETER

Name: qosEnabled		Visibility: User	
K C	Architecture	Default	
	Boolean		
Value	True, False	False	
Constraints			
Customer Description	Enable QoS support		
Engineering Description			

The 4-bit QoS value for an incoming native transaction is mapped to one of 8 QoS buckets (3-bit value priority field) using this parameter. The mapped value are being used for the QoS arbitration in skid buffer and OTT entries in AIU, DCE, and DMI.

TABLE 4-18: QOSMAP PARAMETER

Name: qosMap			Visibility: User
	Architecture	Release	Default
	List of String	List of String	
Value			0
Constraints			
Customer Description	4 bit Native interface Quand value 7 has the lo	oS value map to 3 bit priority. Value west priority.	0 has the highest priority
Engineering Description			

Ncore 3 implements a single global counter as a time reference for starvation detection. Once the counter reaches a programmable threshold, an overflow bit in all active entries is set and the counter restarts. All transactions which had the overflow bit set at the time of the counter expiration will be considered starved and will be scheduled ahead of all non-starved transactions.

TABLE 4-19: QOSEVENTTHRESHOLD PARAMETER

Name: qosEventThreshold					Visibility: User
	Architectu	ire	Release		Default
	Min	Max	Min	Max	
Value	1	8192			16
Constraints		1			
Customer Description		ation threshold. Max ority request.	ximum number of	f high priority requ	ests that can bypass
Engineering Description		<u> </u>			

4.6. System level debug parameters

Trace accumulate block (much is accumulate traces from AIU, DMI, and DII) is present only in DVE and the main functionality is to accumulate incoming trace DTWs from different NCore capture units. The capture buffer is sixed based on the parameter nMainTraceBufSize

For the trace entries, user could configure as SRAM using user interface.

TABLE 4-20: NMAINTRACEBUFSIZE PARAMETER

Name nMainTraceBufSiz	ze				Visibility: User		
	Architectu	Architecture			Default		
	Min	Max	Min	Max			
Value	32	4096	32	1024	64		
Constraints							
Customer Description	Number of	Number of trace entries in the buffer					
Engineering Description	buffer may	Number Debug DTW entries the trace buffer can hold. The actual depth of the trace buffer may be larger depending on the data width for the design. Each debug DTW can be max 64 bytes.					

All AIUs in the NCore system including those that support trace signaling shall have the capability to initiate transaction tracing using internal CSRs. An incoming transaction on the interfaces is compared with the trace CSR settings, if there is a match the transaction is marked to be traced. Multiple number of CSR sets can be present as specified at build time by the parameter nTraceRegisters

TABLE 4-21: NTRACEREGISTERS PARAMETER

Name: nTraceRegisters					Visibility: User		
	Architecture		Release		Default		
	Min	Max	Min	Max			
Value	1	8	1	4	1		
Constraints	Minmum 1 is	Minmum 1 is required					
Customer Description		Number of trace trigger configuration register sets. Each set of register can enable a trace condition.					
Engineering Description				• 4	$\mathcal{N}_{\mathcal{L}}$		

All AIUs, DMIs and DIIs shall support trace capturing capability. The block snoops MI Naterface and captures messages that have the TraceMe field set. The capture block has a capture buffer that is sized based on the parameter nUnitTraceBufSize, this parameter specifies the purpler of 64-byte entries in the buffer

For the trace entries, user could configure as SRAM using user interface

TABLE 4-22: NUNITTRACEBUFSIZES PARAMETER

Name: nMainTraceBufSize		_ (Visibility: Engg		
	Architecture		Release		Default		
	Min	Max	Min	Max			
Value	8	32	8	16	8		
Constraints	Allowable size	Allowable size are power of 2					
Customer Description	Number of trace entries in each Ncore Unit. Each entry is 64 bytes						
Engineering Description	_'0	• *					

To enable debug of a hung Ncore system a slave APB port must be added to the CSR network that can access all the Ncore CSRs. At top level this port signals must be "rest of the signal name>".

Following APB port restrictions apply

- Fixed data bus width 32 bits
- Fixed address bus width of 20 bits
- Fixed access size of 4 bytes
- All access are 4 byte aligned.

This port is expected to be used for debug only, if same register is accessed concurrently via this debug APB port and the internal Ncore CSR accesses then the effect on the CSR is undefined. Ncore does not guarantee any ordering between the two access.

TABLE 4-23: FNDEBUGAPBENABLE PARAMETER

Name: fnDebugAPBEnable					Visibility: User
	Architecture		Release		Default
	Min	Max	Min	Max	
Value	0	1	0	1	1
Constraints					
Customer Description	When set enables an APB slave port on the CSR network. This port is expected to be used for on chip debug purposes only.				
Engineering Description	When set enables an APB slave port on the CSR network. This port is expected to be used for on chip debug purposes only.				
Custom lovel ph	veical	naramata	×0		(C) V
System level ph	iysicai	paramete	rs		
HE 1-21. SYNC DEDTH DADAN	ACTED				

4.7. System level physical parameters

TABLE 4-24: SYNCDEPTH PARAMETER

Name: syncDepth		X	Visibility: User			
	Architecture	Release	Default			
	Valid values	Valid values				
Value	2, 3, 4		2			
Constraints		. 0				
Customer Description	The depth of the synchronizers used for eights that cross domains for metastability reasons. This is only for sym_async_adapter. FIFO depth of the chi_async_adapter would be calculate considering credit at the CHI interface link.					
Engineering Description	Circular FIFO depth of the sym_async_adpater would be derived by this system configuration value syncDepth: 2 scircular fifo depth of sym_async_adapter: 8 syncDepth: 3 scircular fifo depth of sym_async_adapter: 10 syncDepth: 3 scircular fifo depth of sym_async_adapter: 12					

4.8. System engineering parameters

Engineering Only parameter should not be visible to the customer.

TABLE 4-25: ASSERTION ENABLE PARAMETER

Name: assertionEnable					Visibility: Engg
		Description	Туре	Default	Notes
assertionEnable		Enable HW assertions	Boolean	FALSE	Engineering Only

5. Power and Clock User Settable Parameters

Clocking and Power are defined in terms of regions, domains, and sub domains:

- A power region represents a group of elements that run off a power supply that is driven by one
 power source.
- A clock region represents a group of elements that are clocked by single clock.
- A power domain represents a group of elements whose power can be turned on and off
- A clock domain represents a group of elements whose clock can be turned on and off.
- There are no power sub domains.
- A clock sub domain is a group of elements in a clock domain whose clocks cambe turned on and off dynamically as a part of logic function (clock divider). There are no clock dividers supported in Ncore 3.2.



Ncore 3.2 supports three levels of clock gating:

- The first level clock gating is enabled by synthesis tools, for example Synopsys Design Compiler.
- A second level of clock gating will be inserted, one per Ncore unit. This level gates the clock for the
 complete unit when no active transactions are within that unit. This is enabled by "unitClockGating"
 parameter of clock region.
- Mathird level of clock gating can be achieved by using the q-channel.

This is enabled by "Gating" parameter of clock domain.

How to achieve third-level clock gating scheme is under discussion https://jira.arteris.com/browse/MAES-3988. The below is proposal from John/MK.

At NCore 3.2, we would want to support (only) **NCore unit clock gating** using q-channel. To achieve this, the below updates would be required:

- By default, clock subdomains are async with other clock domains, but NCore 3.2 would need to allow clock domains which share the same clock root to be explicitly defined to be <u>synchronous</u> with each other.
- The reason is to allow the Ncore units to be gated without gating the CSR network and potentially other networks so that those messages do not get accidentally trapped. In this case user would define two clock domains which were synchronous to each other, with one of them being dynamic and the other not. The dynamic clock would be used for connecting the Ncore units while the nor dynamic clock would be associated with other components such as the CSR network.

To support the above, the following changes would be needed:

- Sub domain update:
 - There will be one single clock subdomain per clock domain. There are no clock dividers.
 - Only allow one clock subdomain per domain
- Clock domain update:
 - Will allow clock domains which share the same clock root and explicitly defined to be synchronous.
 - Async adapter would not be inserted at synthronous clock boundary.

NCore 3.2 restrictions:

- NCore 3.2 supports only single power domain.
 - NCore 3.2 does NOT provide a UPF file to the customer that describes where the level shifters and clamping cells (and the associated clamping values) for signals that cross between power domains.
 - It is user's reponsiblity osupport multiple power domain using clock region/domain capabiltiy.
- NCore 3.2 does NOT support retention mode.
- NCore 3.2 does NOT support auto-wakeup, that is, QACTIVE during the powered down state will not
 assert indicating a requestion the PMU (User's power control unit) to wake up.

Detach process (SysCoReq/SysCoAck):

Before NCore unit clock gating, attach and Detach to the coherent domain should be performed by SysCo/Sys (ck. This will be controlled by CPU events or CSR interface setting.

TABLE . PARAMETER RELATED WITH **CLOCK REGION**: FREQUENCY

Š	_					x e
	Name: Frequency					Visibility: User
3		Architecture		Release		Default
•		Min	Max	Min	Max	
	Value	1	160000000			300000
	Constraints					
	Customer Description					
	Engineering Description NCore 3.2 supports 1.6GHz as a for that ranges.			maximum frequen	cy. The range sho	uld visible only

т.	ΔRI	F 5	-2.	PARAMETER	RELATED	WITH C	OCK REGIO	N. HINITCI OCKGATING	

Name: unitClockGating			Visibility: User		
	Architecture	Release	Default		
	Valid Values	Valid values			
Value	True, False		FALSE		
Constraints					
Customer Description	When the parameter is true, then the blocks in the corresponding clock region will insert clock gating based on its internal and the state of the interfaces connected to it.				
Engineering Description	Not all blocks will insert clock gates when this parameter is set to true. For instance, blocks sym_async_adapter and sym_rate_adapter do not insert clock gating in response to this parameter.				

TABLE 5-3: PARAMETER RELATED WITH **CLOCK DOMAIN**: GATING

Value	Architecture		
Value		Release	Defa
Value	Valid Values	Valid Values	•
	always_on, external	X	alway
Constraints		60	
Customer Description	Specify 'always_on' if no ga	ating applied, or 'external' if logic	externa
Engineering Description			
	W.		
	~//,		
	~' O'		
	,		
• 5			
×6/,			
xel,			
xel,			
xel,			

6. Memory Map User Settable Parameters

Ncore 3.2 address map is categorized into three main spaces:

- Ncore Register Space (NRS): This address space is reserved by Ncore 3 architecture for mapping Control and Status registers belonging to Ncore 3 units. Each Ncore 3 unit's registers map within a single 4 KB block of address space.
- General Purpose Address Space (GPAS): The remaining address space is available for general
 purpose use. It may contain multiple system memory or peripheral storage ranges. General purpose
 address space may be comprised of one or regions of type system memory or peripheral storage.
 The system memory regions can be accessed coherently or non-coherently.
- Boot Region (BR): Ncore 3 permits the SoC system to identify a contiguous aligned block of address space for the boot code to reside in. The boot code might be accessed by a processor during the system boot process when no other address mapping might be valid. The type of storing occupied by the Boot Space can be system memory or peripheral memory.

Listed below are parameters used to configurable memory space:

TABLE 6-1: PARAMETER RELATED WITH **CSR REGION**: MEMORYBASE

Name: memoryBase			Visibility: User
	Architecture	Release	Default
	Valid Values	Valid values	
Value			0x0
Constraints			
Customer Description	Specify CSR region base	e address. This address must be ali	gned to the size specified.
Engineering Description			

TABLE 6-2: PARAMETER RELATED WITH CSR REGION: MEMORYSIZE

Name: memorySize			Visibility: User
	Architecture	Release	Default
	Valid Values	Valid values	
Value	1MB	1MB	1MB
Constraints	7	,	<u>.</u>
Customer Description CSR sized is fixed as 1M		MB at NCore 3.2	
Engineering Descri	ption		

TANKE O PARAMETER RELATED WITH BOOT REGION: MEMORYBASE

Name: memoryBase			Visibility: User
	Architecture	Release	Default
	Valid Values	Valid values	
Value			0x0
Constraints			
Customer Description	Specify boot region base address. This address must be aligned to the size specifie		
Engineering Description			

TABLE 6-4: PARAMETER RELATED WITH **BOOT REGION**: MEMORYSIZE

Name: memorySize			Visibility: User
	Architecture	Release	Default
	Valid Values	Valid values	
Value	Min: 4KB, Max: 32KB		4K
Constraints			C
Customer Description	Specifies the size of boot reg	gion. Minimum is 4KB and mus	st be a power of two
Engineering Description			

TABLE 6-5: PARAMETER RELATED WITH **BOOT REGION**: MG_REF

Name: mg_ref				((Visibility: User
	Architecture	Release	X		Default
	Valid Values	Valid values			
Value		• 0			
Constraints					
Customer Description	Specify the DMI interleav	e group associated with the bo	ot regio	n.	
Engineering Description	If mg_ref is specified, cha	annel_ref cannot be specified			

TABLE 6-6: PARAMETER RELATED WITH BOOT REGION: CLANNER

Name: channel_ref				Visibility: User
	Architecture	\	Release	Default
	Valid Values	7	Valid values	
Value				
Constraints	.0			
Customer Description	Specify the DII group associated with the boot region.			
Engineering Description	channel ref is specified, mg_ref cannot be specified			

DYNAMIC MEMORY GROUP

Dynamic memory group is to define GPARS (Number of GPARS is configured by Table 4-6: nGPRA parameter). For each dynamic memory group, the target DMIs are bounded. The base and size are configured foreach group. If we bound more than two DMIs into one dynamic memory group, we need interleaving granularity, which is configured by Interleaving Functions.

- NCore 3.2/3.4, user could bound only 1, 2, 4, 8, and 16 DMIs into one dynamic memory group
 - If a dynamic memory group have more than 2 DMIs, we need to define the interleaving function (=MIF) for each DMI. The below tables are user settable parameters to define interleave function.
- The maximum number of interleaving functions (=interleaving granularity) is 2 in NCore 3.2/3.4.

Please see Chapter 3.3 Address Map Specification in System Architecture spec for the detail.

The primaryInterleavingBits are used to specify interleaving function per each interleaving group.

TABLE 6-7: PRIMARYINERLEAVING BITONE

Name: primaryInterleavingBitOne			Type: Int	Type: Int		
	Architectu	Architecture		Release		
	Min	Max	Min	Max		
Value	0	8192			0	
Constraints						1
Customer Description						V
Engineering Description	This prima	ryInterleavingBitOr	ne is per MIF.		(C)	

TABLE 6-8: PRIMARYINERLEAVINGBITTWO

Name: primaryInterleavingBitTwo		Type: Int		Visibility: User	
	Architecture		Release	0	Default
	Min	Max	Min	Max	
Value	0	8192		>	0
Constraints			X		
Customer Description			\(\cdot\)		
Engineering Description	This prima	aryInterleavingBitTw	ors per MIF.		

TABLE 6-9: PRIMARYINERLEAVING BITTHREE

Name: primaryInterleavin	gBitThree	7	Type: Int		Visibility: User
	Architecture	,	Release		Default
	Min	Max	Min	Max	
Value	9	8192			0
Constraints	\mathcal{N}_{i}				
Customer Description					
Engineering Description	This primaryli	nterleavingBitTl	ree is per MIF.		

TABLE 6-10; PRIMAR INERLEAVING BITFOUR

Name: primaryInterleavingBitFour		Type: Int	Visibility: User			
	Architecture	Release	Default			
	Min	Max	Min			
Value	0	8192				
Constraints						
Customer Description						
Engineering Description	This primaryInterleaving	This primaryInterleavingBitFour is per MIF.				

7. Socket User Settable Parameters

All the interfaces are defined based on AXI_Interface (except APB.) That is, AXI_interface parameters are defined first and each interface parameters will be defined on top of it. Will be overwritten if there is any duplicated parameters.

The parameter in this chapter is only for CDTI (Control and data transport interconnect). For the CSTI (Control and status transport interconnect), all the parameters are fixed and described in Chapter

NCore 3.2 restrictions:

- AwID and ArID need to be restricted to be same for an interface irrespective of it being a master or slave.
- slave. Header user bit: wArUser, wAwUser. These values per socket must be all the same and must be the same for all Sockets.
 - or all Sockets.

 wArUser = wAwUser for all the sockets in the request and response tets need to have the same address width.

 Interface
- All Sockets need to have the same address width.

7.1. AXI_Interface

TABLE 7-1: PARAMETER RELATED WITH AXI INTERFACE: WARID

Name: wArlD			O		Visibility: User			
	Architecture		Release		Default			
	Min	Max	Min	Max				
Value	1	10/20			6			
Constraints								
Customer Description	Specify the vit AIU: [1:10], Di		face Arld bits.					
Engineering Description	AIU.;fi:10. bMi/DII: [1:20] Engineering Description These is an constraint between initator and target ID width. Arget ID width must be equal or larger than (maximum of all the AxIDs and wLPId) + wF onitId.							

ATED WITH AXI INTERFACE: WAWID

	Name: wAwID					Visibility: User
		Architectur	Architecture			Default
	0	Min	Max	Min	Max	
,	Value	1	10/20			6
	Constraints					
	Customer Description	. ,	width of AXI inter DMI/DII: [1:20]	face Awld bits.		
	Engineering Description	There is an	constraint betwee	en initator and tar	get ID width.	
		Target ID wi wFUnitId.	dth must be equa	al or larger than (r	naximum of all the	AxIDs and wLPId) +

TABLE 7	-3: I	PARAMETER RELATED	WITH AXI	INTERFACE: WADDR
---------	-------	-------------------	----------	------------------

Name: wAddr					Visibility: User
	Architecture	Architecture		Release	
	Min	Max	Min	Max	
Value	12	64			32
Constraints					
					_

Customer Description Specify the width of AXI interface address bits.

Engineering Description

TABLE 7-4: PARAMETER RELATED WITH AXI INTERFACE: WDATA

Name: wData			Visibility: User
	Architecture	Release	Default
	Valid values	Valid values	
Value	[32', '64', '128', '256'] • AIU - 64/128/256 • DII - 64/128/256 • ConfligDII: 32 • DMI - 128/256	cident	AIU/DII: 64 DMI: 128
Constraints			
Customer Description	connected to memory as Ncore peripheral device Ncore master (edeta bits. Following limitations appl naster(DMI): 128 & 256. AXI interfac DII): 64, 128 & 256. AXI interface co SIC etc. as Ncore slave (AIU): 64, 1	e connected to nnected to a
Engineering Description			

TABLE 7-5: PARAMETER RELATED WITH AXI INTERFACE: AWUSER

Name: wAwUser		<u>O</u> .			Visibility: User	
	Architectur	е	Release		Default	
	Min	Max	Min	Max		
Value	0	32			0	
Constraints	,					
Customer Description	Width of use	Width of user bit on AW AXI Interface				
Engineering Description	1					

Customer Descrip	tion Width of us	ser bit on AW AXI	Interface			
Engineering Desc	ription					
·, 6						
() -	- 7 C D		/I.I			
I ABI	LE 7-6: PARAMETER	RELATED WITH A	(I INTERFACE: AF	RUSER		
Name: wArUser					Visibility: User	
	Architectu	ire	Release		Default	
	Min	Max	Min	Max		
Value	0	32			0	
Constraints						
Customer Descrip	tion Width of us	Width of user bit on AR AXI Interface				
Engineering Desc	ription					

7.2. ACE_Interface

TABLE 7-7: PARAMETER RELATED WITH ACE INTERFACE: WARID

Name: wArID					Visibility: U	ser
	Architectu	Architecture			Default	
	Min	Max	Min	Max		
Value	1	10			6	
Constraints						C
Customer Description	Specify the	Specify the width of ACE interface ArId bits.				1
Engineering Description						1

TABLE 7-8: PARAMETER RELATED WITH ACE INTERFACE: WAWID

				• 4	
Name: wAwID				~ \	Visibility: User
	Architect	ure	Release		Default
	Min	Max	Min	Max	
Value	1	10	•		6
Constraints			. (
Customer Description	Specify the width of ACE interface Awar bits				
Engineering Description					

TABLE 7-9: PARAMETER RELATED WITH ACE INTERFACE: WADD

Name: wAddr		()			Visibility: User
	Architecture		Release		Default
	Valid Values				
Value	32, 40, 44, 48				32
Constraints					
Customer Description	Specify the wirth of ACE interface address bits. ACE only: 32, 40, 44, 48 ACE with CHI: 44 ANE with CHI-B: 44, 48				
Engineering Description					

TABLE 7-10: PARAMETER RELATED WITH ACE INTERFACE: WDATA

j	Name: wData			Visibility: User
		Architecture	Release	Default
•		Valid values	Valid values	
Ì	Value	64, 128, 256		64
•	Constraints			
•	Customer Description	Specify the width of ACE interface data bits		
	Engineering Description			

TABLE 7-11: PARAMETER RELATED WITH ACE INTERFACE: AWUSER

Name: wAwUser					Visibility: User
	Architectur	Architecture			Default
	Min	Max	Min	Max	
Value	0	32			0
Constraints					
					_

Customer Description Width of user bit on AW ACE Interface
Engineering Description

TABLE 7-12: PARAMETER RELATED WITH ACE INTERFACE: ARUSER

Name: wArUser						Visibility: User
	Architectu	ire	Release		`\'(Default
	Min	Max	Min	Max		
Value	0	32		1		0
Constraints		-			•	
Customer Description	Width of user bit on AR ACE Interface					
Engineering Description				•		

TABLE 7-13: PARAMETER RELATED TO SYSCO INTERFACE

Name: useSysCoInt)	Visibility: User
	Architecture		Release	Default
	Boolean		Boolean	
Value	True, False		True, False	True
Constraints	Default True to ACE/CHI interface CPU, but if customer's CPU does not have the SysCo interface, customers can set the parameter to be False.			
Customer Description	Setting the parameter to enable the connection of SysCoReq and SysCoAck interface to the NL. Incustome's CPU does not have the interface, and does not set False to the parameter, it is recommended to tie SysCoReq to 0.			
Engineering Description	Connect the I/O to the SysCo Engine hardware.			

TABLE 7-14: PARAMETER PLATED TO EVENTIN INTERFACE

Name: use veninint	Name: use SveninInt		Visibility: User		
	Architecture	Release	Default		
	Boolean	Boolean			
Value	True, False	True, False	True		
Constraints	Default True to ACE/CHI interface CPU, but if customer's CPU does not have the				
	EventIn interface, customers can	EventIn interface, customers can set the parameter to be False.			
Customer Description	Setting the parameter to enable the connection of EventInReq and EventInAck interface to the AIU.				
	if customer's CPU does not have the interface, and does not set False to the				
	parameter, it is recommended to tie EventInAck to EventInReq.				
Engineering Description	Connect the I/O to the SysReq Re	ceiver hardware.			

TABLE 7-15: PARAMETER RELATED TO EVENTOUT INTERFACE

Name: useEvenOutInt			Visibility: User			
	Architecture	Release	Default			
	Boolean	Boolean				
Value	True, False	True, False	True			
Constraints		Default True to ACE/CHI interface CPU, but if customer's CPU does not have the EventOut interface, customers can set the parameter to be False.				
Customer Description	Setting the parameter to enable the connection of EventOutReq and EventOutAck interface to the AIU.					
	if customer's CPU does not have the interface, and does not set False to the parameter, it is recommended to tie EventOutReq to 0.					
Engineering Description	Connect the I/O to the SysReq Se	Connect the I/O to the SysReq Sender hardware.				

7.3. ACE-LITE E_Interface

TABLE 7-16: PARAMETER RELATED WITH ACELITEE INTERFACE: WARID

Name: wArID				Visibility: User	
	Architectu	ıre	Release		Default
	Min	Max	Min	Max	
Value	1	10			6
Constraints			O		
Customer Description	Specify the width of ACELITEE interface ARID bits.				
Engineering Description		1			

TABLE 7-17: PARAMETER RELATED WITH A COUNTY INTERFACE: WAWID

Name: wAwID	ζ,				Visibility: User
	Architecture		Release		Default
	Min	Max	Min	Max	
Value		10			6
Constraints					
Customer Description	Specify the width of ACELITEE interface Awld bits.				
Engineering Description					

TANKE 18 PARAMETER RELATED WITH ACELITEE INTERFACE: WADDR

٠.						
	Name: wAddr					Visibility: User
		Architecture		Release		Default
j		Min	Max	Min	Max	
ĺ	Value	12	64			32
Ī	Constraints					
j	Customer Description	Specify the width of ACELITEE interface Address bits.				
	Engineering Description					

Engineering Description

TABLE 7-19: PARAMETER RELATED WITH	ACELITEE INTERFACE: WDATA
------------------------------------	---------------------------

Name: wData			Visibility: User
	Architecture	Release	Default
	Valid values	Valid values	
Value	64, 128, 256		64
Constraints			
Customer Description	Specify the width of ACELITE interface data bits		




TABLE 7-20: PARAMETER RELATED WITH ACELITEE INTERFACE: AWUSER

Name: wAwUser						Visibility: User
	Architectu	ıre	Release			Default
	Min	Max	Min	Max		
Value	0	32		•		0
Constraints		-			•	
Customer Description	Width of us	ser bit on AW ACE	LITE Interface			
Engineering Description						

TABLE 7-21: PARAMETER RELATED WITH ACELITEE INTERFACE

Name: wArUser			lacksquare		Visibility: User
	Architecture		Release		Default
	Min	Max	Min	Max	
Value	0	32			0
Constraints					
Customer Description	Width of user b	on AR ACEL	ITE Interface		
Engineering Description					

TABLE 7-22: PARAMETER FELA WITH ACELITEE INTERFACE: EAC

Name: eAC			Visibility: User
. (-	Architecture	Release	Default
	Valid values	Valid values	
Value	0, 1		0
Constraints			
Customer Description	Enable AC snoop bus to support DVM		
Engineering Description	Archi team would modify the parameter name after NCore 3.2.		

TABLE 7-23: PARAMETER RELATED TO EVENTOUT INTERFACE

Name: useEvenOutInt			Visibility: User		
	Architecture	Release	Default		
	Boolean	Boolean			
Value	True, False	True, False	False		
Constraints	Default True to ACE/CHI interface CPU, but if customer's CPU does not have the EventOut interface, customers can set the parameter to be False.				
Customer Description	Setting the parameter to enable the connection of EventOutReq and EventOutAck interface to the AIU.				
	if customer's CPU does not have the interface, and does not set False to the parameter, it is recommended to tie EventOutReq to 0.				
Engineering Description	Connect the I/O to the SysReq Se	nder hardware.			

7.4. ACE LITE Interface

TABLE 7-24: PARAMETER RELATED WITH ACELITE INTERFACE: WARID

Name: wArID					Visibility: User
	Architectu	ıre	Release	•	Default
	Min	Max	Min	Max	
Value	1	10			6
Constraints					
Customer Description	Specify the	e width of ACE	interface ARID bits	S.	
Engineering Description			1		

TABLE 7-25: PARAMETER RELATED WITH ACELLI E NITERIACE: WAWID

Name: wAwID	_7	,			Visibility: User
	Architecture		Release		Default
	Min	Max	Min	Max	
Value	1	10			6
Constraints					
Customer Description	Specify the width of ACELITE interface Awld bits.				
Engineering Description					

TABLE 7-28 PARAMETER RELATED WITH ACELITE INTERFACE: WADDR

Name: wAddr					Visibility: User	
	Architectu	re	Release		Default	
	Min	Max	Min	Max		
Value	12	64			32	
Constraints						
Customer Description	Specify the	Specify the width of ACELITE interface Address bits.				
Engineering Description						

TARIF 7-27.	PARAMETER REI	ATED WITH ACELITE	INTERFACE WDATA

Name: wData			Visibility: User
	Architecture	Release	Default
	Valid values	Valid values	
Value	64, 128, 256		64
Constraints			
Customer Description	Specify the width of ACE	LITE interface data hits	_



TABLE 7-28: PARAMETER RELATED WITH ACELITE INTERFACE: AWUSER

Name: wAwUser						Visibility: User
	Architect	ure	Release	•	~'(Default
	Min	Max	Min	Max		
Value	0	32		1		0
Constraints		•				<u>.</u>
Customer Description	Width of u	ser bit on AW ACE	LITE Interface			
Engineering Description				•		

TABLE 7-29: PARAMETER RELATED WITH ACELITE INTERFACE:

Name: wArUser			J		Visibility: User
	Architecture		Release		Default
	Min	Max	Min	Max	
Value	0	32			0
Constraints					
Customer Description	Width of user by	on AR ACELITE	Interface		
Engineering Description					

WITH ACELITE INTERFACE: EAC TABLE 7-30: PARAMETER PC

Name: eAC			Visibility: User
	Architecture	Release	Default
.5	Valid values	Valid values	
Value	0, 1		0
Constraints			
Customer Description	Enable AC snoop bus to support DVM		
Engineering Description	Archi team would modify the parameter name after NCore 3.2.		

TABLE 7-31: PARAMETER RELATED TO EVENTOUT INTERFACE

Name: useEvenOutInt			Visibility: User	
	Architecture	Release	Default	
	Boolean	Boolean		
Value	True, False	True, False	False	
Constraints	1	Default True to ACE/CHI interface CPU, but if customer's CPU does not have the EventOut interface, customers can set the parameter to be False.		
Customer Description	Setting the parameter to enable the connection of EventOutReq and EventOutAck interface to the AIU.			
	if customer's CPU does not have to parameter, it is recommended to to	he interface, and does not set False ie EventOutReq to 0.	e to the	
Engineering Description	Connect the I/O to the SysReq Se	nder hardware.		

7.5. CHI Issue A Interface

TABLE 7-32: PARAMETER RELATED WITH CHI_A_INTERFACE: WADDR

Name: wAddr			Visibility: User
	Architecture	Release	Default
	Valid Values	Valid values	
Value	44	- ()	44
Constraints			
Customer Description	Addr width of CHI interfac		
Engineering Description			

TABLE 7-33: PARAMETER RELATED WITH CHIZA INTERFACE: WDATA

Name: wData			Visibility: User
	Architecture	Release	Default
	Valid Values	Valid values	
Value	128, 256	128, 256	
Constraints			
Customer Description	Description Width of data on the CHI interface		
Engineering Description			

Table 7.34. Parameter related with CHI_A_INTERFACE: REQ_RSVDC

Name: REQ_RSVDC			Visibility: User
	Architecture	Release	Default
	Valid Values	Valid values	
Value	['0', '4', '8', '12', '16', '24', '32']	['0', '4', '8', '12', '16', '24', '32']	
Constraints		•	
Customer Description	REQ_RSVDC is to define user- data channel.	bit for command channel. Do not su	oport user bit on
Engineering Description			

TABLE 7-35: PARAMETER RELATED TO SYSCO INTERFACE

Name: useSysCoInt			Visibility: User	
	Architecture	Release	Default	
	Boolean	Boolean		
Value	True, False	True, False	True	
Constraints	Default True to ACE/CHI interface CPU, but if customer's CPU does not have the SysCo interface, customers can set the parameter to be False.			
Customer Description	Setting the parameter to enable the connection of SysCoReq and SysCoAck interfact to the AIU. if customer's CPU does not have the interface, and does not set False to the parameter, it is recommended to tie SysCoReq to 0.			
Engineering Description	Connect the I/O to the SysCo Engine hardware.			

TABLE 7-36: PARAMETER RELATED TO EVENTIN INTERFACE

Name: useEvenInInt			Visibility: User	
	Architecture	Release	Default	
	Boolean	Boolean		
Value	True, False	True, Felse	True	
Constraints	Default True to ACE/CHI interface CPU, but it customer's CPU does not have the EventIn interface, customers can set the parameter to be False.			
Customer Description	Setting the parameter to enable the connection of EventInReq and EventInAck interface to the AIU. if customer's CPU does not have the interface, and does not set False to the parameter, it is recommended to the EventInAck to EventInReq.			
Engineering Description	Connect the I/O to the SysReq Receiver hardware.			

TABLE 7-37: PARAMETER RELATED TO EVENTOU INTERFACE

Name: useEvenOutInt	~'0		Visibility: User	
	Architecture	Release	Default	
	Boolean	Boolean		
Value	True, False	True, False	True	
Constraints	Default True to ACE/CHI interface CPU, but if customer's CPU does not have the EventOut interface, customers can set the parameter to be False.			
Customer Description	Setting the parameter to enable the connection of EventOutReq and EventOutAck interface to the AIU.			
5	if customer's CPU does not have the interface, and does not set False to the parameter, it is recommended to tie EventOutReq to 0.			
Engineering Description	Connect the I/O to the SysReq Sender hardware.			

7.6. CHI Issue B Interface

what are the changes between A and B?

TABLE 7-38: PARAMETER RELATED WITH CHI_B_INTERFACE: NODEID_WIDTH

Name: NodeID_Width					Visibitity: User
	Architecture		Release		Default
	Min	Max	min	max	
Value	7	11			7
Constraints			•		
Customer Description	Width of the No	de ID of the CH	I Interface.		
Engineering Description					

TABLE 7-39: PARAMETER RELATED WITH CHI_B_INTERFACE: WADDR

					•
Name: wAddr					✓ Visibitity: User
	Architectur	е	Release	9/,	Default
	Min	Max	min	max	
Value	44	52			48
Constraints			X		
Customer Description	Width of th	e address on CHI	interface.	•	
Engineering Description					

TABLE 7-40: PARAMETER RELATED WITH CHI_B_INTERFACE, REQ_RSVDC

Name: REQ_RSVDC	~7		Visibitity: User
	Architecture	Release	Default
	Valid Values	Valid Values	
Value	['0', '4', 8', '12', '16', '24', '32']		0
Constraints	7		
Customer Description	REQ RSVDC is to define us data channel.	er-bit for command channel. Do no	t support user bit on
Engineering Description)		

TABLE 7-41 PARAMETER RELATED WITH CHI_B_INTERFACE: WDATA

Name: wData			Visibitity: User
~()	Architecture	Release	Default
	Valid Values	Valid Values	
Value	128, 256		128
Constraints			
Customer Description	Width of data on the Chi in	terface	
Engineering Description			

TABLE 7-42: PARAMETER RELATED WITH CHI_B_INTERFACE: ENPOISON

Name: enPoison			Visibitity: User
	Architecture	Release	Default
	Valid Values	Valid Values	
Value	True, False		False
Constraints			
Customer Description	Enable Poison Bit		
Engineering Description			\sim

TABLE 7-43: PARAMETER RELATED TO SYSCO INTERFACE

Name: useSysCoInt			Visibility: User		
	Architecture	Release	Default		
	Boolean	Boolean			
Value	True, False	True, False	True		
Constraints	Default True to ACE/CHI interface CPU, but if customers CPU does not have the SysCo interface, customers can set the parameter to be Ealse.				
Customer Description	Setting the parameter to enable the connection of SYSCOReq and SysCoAck interface to the AIU. if customer's CPU does not have the interface, and does not set False to the parameter, it is recommended to tie SystocRea to 0.				
Engineering Description	Connect the I/O to the SysCo Engine hardware.				

TABLE 7-44: PARAMETER RELATED TO EVENTIN INTERFACE

Name: useEvenInInt				Visibility: User	
	Architecture		Release	Default	
	Boolean	1	Boolean		
Value	True, False		True, False	True	
Constraints	Default True to ACE/CHI interface CPU, but if customer's CPU does not have the Even in inerface, customers can set the parameter to be False.				
Customer Description	Setting the parameter to enable the connection of EventInReq and EventInAck interface to the AIU. If clistomer's CPU does not have the interface, and does not set False to the barameter, it is recommended to tie EventInAck to EventInReg.				
Engineering Description	Connect the I/O to the SysReq Receiver hardware.				

TABLE 7-45: PARAMETER RELATED TO EVENTOUT INTERFACE

١	lame: aseEvenOutInt			Visibility: User		
	Architecture		Release	Default		
×	V	Boolean	Boolean			
	albe	True, False	True, False	True		
C	Constraints	Default True to ACE/CHI interface CPU, but if customer's CPU does not have the EventOut interface, customers can set the parameter to be False.				
(Customer Description	Setting the parameter to enable the connection of EventOutReq and EventOutAck interface to the AIU.				
		if customer's CPU does not have the interface, and does not set False to the				
		parameter, it is recommended to tie EventOutReq to 0.				
E	Ingineering Description	Connect the I/O to the SysReq Set	nder hardware.			

8. Concerto User Settable Parameters



9. CAIU User Settable Parameters

9.1. CAIU resource parameters

An AIU converts certain inbound native agent requests into protocol coherent transactions and allocate resources in the AIU Outstanding Transaction Table (OTT). This parameter configures the size of OTT table.

TABLE 9-1: NOTTCTRLENRIES FOR CAIU

Name: nOttCtrlEnries					Visibility User	
	Architectu	ire	Release		Default	
	Min	Max	Min	Max		
Value	4	128			4	
Constraints	Applied to	CHI-AIU and IOAI	U	X		
Customer Description	Specify the support.	Specify the maximum number of outstanding native transactions this AIU should support.				
Engineering Description				V.		

TABLE 9-2: GENERIC PORTS PARAMETER FOR CAIU

Name: genericports)		Visibility: User
	Architecture			Release	Default
Constraints	Applied to CHI-AIU and	OAIU			
Engineering Description	To assign user define ports for place holder definition(Resiliency); Described in Chapter 2, 1				

TABLE 9-3: MEMORY PARAMETER FOR CALL

Name: Memory			Visibility: User	
	Architecture	Release	Default	
Constraints	Applied Only to IOAIU			
Engineering Description	This parameter is to assign SRAM. For the memory setting, refer Table 20-5.			
	This is only for ACE.			

9.2. CAIU credit parameters

Specify the maximum number of CHI link credits this AIU will support. The number of credits will be specified for each flow, they define how many transactions can be in flight between an initiator and a target.

TABLE 9-4: NNATIVECREDITS PARAMETER FOR CAIU

nNativeCredits	Architectur	е	Release		Default	
	Min	Max	Min	Max		
Value	2	15			2	
Constraints	Applied Onl	y to CHI-AIU		•	(C)	
Customer Description	Specify the	maximum numbe	er of CHI link cred	its this AIU should	support.	
Engineering Description						

Specify the maximum number of credits for coherent transactions per DCE. This should be determined based on required bandwidth and netwrok round trip latency.

TABLE 9-5: NDCECMDCREDITS FOR CAIU

nDceCmdCredits	Architectu	re	Refease	♪	Default	
	Min	Max	Min	Max		
Value	2	16			2	
Constraints	Applied to 0	Applied to CHI-AIU and IOAIU				
Customer Description	Specify the maximum number of predits for coherent transactions per DCE. This should be determined based or required bandwidth and network round trip latency.					
Engineering Description		1				

Specify the maximum number of credits for non-coherent transactions per DMI. This should be determined based on required bandwidth and netwrok round trip latency.

TABLE 9-6: NDMISMD REDITS FOR CAIU

	, , ,					
nDmiCmdCredits	Architecture		Release		Default	
	Min	Max	Min	Max		
Value	2	16			2	
Constraints	Applied to CHI-	Applied to CHI-AIU and IOAIU				
Customer Description		Specify the maximum number of credits for non-coherent transactions per DMI. This should be determined based on required bandwidth and network round trip latency.				
Engineering Description						

specify the maximum number of credits for non-coherent transactions per DII. This should be determined based on required bandwidth and netwrok round trip latency.

TADIE Q.	-7. NDI	CMDC DEDITE	EUB CVIII

nDiiCmdCredits	Architecture		Release		Default	
	Min	Max	Min	Max		
Value	2	16			2	
Constraints	Applied to CHI-	Applied to CHI-AIU and IOAIU				
Customer Description		Specify the maximum number of credits for non-coherent transactions per DII. This should be determined based on required bandwidth and network round trip latency.				
Engineering Description						

Specify the maximum number of outstanding stash snoops this AIU should support.

TABLE 9-8: NSTASHSNPCREDITS FOR CAIU

nStashSnpCredits	Architecture Release •		•	Default		
	Min	Max	Min	Max		
Value	1	8		1	2	
Constraints	Applied Only to CHI-AIU					
Customer Description	Specify the maximum number of outstanding sash snoops this AIU should support. These are stash snoops issued on the CHI in erface.					
Engineering Description	This is used for assign Ott Stash entries in SAIb.					
	Total number of OTT entries = nOttCtrlEntries + nStshSnpCredits					

9.3. CAIU address map parameter

TABLE 9-9: FNCSRACCESS_PARAMETER

fnCsrAccess	Architecture	Release	Default			
	Valid Values	Valid values				
Value	True, Palse	True, False	True			
Constraints		Should be true on at-least one AIU, cannot be true for AXI AIU with NcMode as false. Applied to CHI-AIU and IOAIU				
Customer Description	Enable CSR access via	Enable CSR access via this AIU				
Engineering Descript	cription Parameter works as a reset value for CSR BAR valid bit.					



9.4. CAIU snoop filter parameters

TABLE 9-10: SNOOPFILTER_REF PARAMETER FOR CAIUS

	SnoopFilter_Ref	Architecture		Release		Default
Ī		Min	Max	Min	Max	
Ī	Value	0	64			0
Ī	Constraints	Applied to CHI-A	AIU and IOAIU.		•	
Ī	Customer Description	Specify the snoo	op filter associated	I with this AIU		
	Engineering Description	User would need to bind CAIU into specific snoop filter, using update_object-name scaiu_name -type snoopFilter -bind \$ snoop_filter_name. Archi team would want to move this parameter to DCE after NCore 2.				
					. 0	
· •	CAIU performar	nce count	er parame	eters	alli	<i>,</i>
٨B	LE 9-11: CAIU PERFORMAN	CE COUNTER PAR	RAMETERS	>	C.	
	nPerfCounters	Architecture		Release	T	Default

9.5. CAIU performance counter parameters

TABLE 9-11: CAIU PERFORMANCE COUNTER PARAMETERS

nPerfCounters (CAIU/IOAIU)	Architecture		Release		Default		
	Min	Max	Min	Max			
Value	4	16	4	8	4		
Constraints	1 1	ilid values are su CHI-AIU and IQA	pported. 4 and 8. IU.				
Customer Description	to count diff	Total number of performance counter in NCore Unit. Each counter can be configured to count different events present in an Ncore unit via CSRs, Please refer to the refrence manual performance counter event section.					
Engineering Description							

TABLE 9-12: CAIU LATENCY COUNTER PANAMETERS

nLatencyCounters (CAIU/IOAIU)	Architectur	е	Release	Release		
	Min	Max	Min	Max		
Value) 0	32	0	16	16	
Constraints		Only two valid values are supported 0 or 16. A non-zero value is possible only if nPerfCounters is greater than or equal to 4.				
Customer Description	Number of L	Number of Latency counters in the Ncore unit.				
Engineering Description	n Parameter a	applies only to Al	Us, DMIs and DIIs	only and can be	set individually.	

9.6. CAIU processor info parameters

Ncore supports exclusive monitors by creating a basic monitor for each core in each DCE and a configurable number of tagged monitors in each DCE.

Each basic monitor implements the behavior described in the "Minimum PoS Exclusive Monitor" section in the ACE specification, and each tagged monitor implements the behavior described in the "Additional address comparison" section.

The number of cores performing an exclusive sequence <u>MUST</u> be specified per CAIU (nProcessors). In the case of ACE-CAIU the ARID and AWID bits that identify the core performing an exclusive access sequence must be specified (AxIdProcSelectBits).

TABLE 9-13: NPROCESSOR PARAMETERS FOR CAIU

			, (•)
nProcessors	Architecture	Release	Default
	Enum	Enum	. ~
Value	CHI-CAIU: 1, 2, 4, 8, 16, 32 IOAIU: 1, 2, 4, 8, 16, 32		X) 1
Constraints	Applied to CHI-AIU and IOAIU.	•	
Customer Description	Number of Processors	\Q .	
Engineering Description	n CHI-AIU: SW must multipy the s This is to account for threads as For the ACE, we should not do t	each core can have upto	

TABLE 9-14: AXIDPROCSELECTBITS PARAMETERS FOR CALL

AxIdProcSelectBits	Architecture	Release	Defau
	Integer Array	Integer Array	
Value			
Constraints	Applied Only to IOAIU.)	
Customer Description	Processor Select Bits from mustrater specified, inste	om AXID. If there is only one proces	ssor then at least o
Engineering Description	 4 \	oud o. []	
	$\langle \cdot \rangle$		
c C			
C	20		
:S	20		
;is	20		
eiis	<i>20</i>		
eris	<i>y</i>		
eis	<i>y</i>		

9.7. CAIU SysCmd Hardware parameters

The following parameters are used to instantiate specific hardware within the CAIU to process sysco/event messages. The following parameters should be visible to Engining team only.

TABLE 9-15: USESYSCOENGINE PARAMETERS FOR CAIU

Name: useSysCoEngine			Visibility: Engg
	Architecture	Release	Default
	Boolean	Boolean	
Value	True, False	True, False	True
Constraints	Always True for ACE/CHI/AXI with if useSysCoInt is True, set True to	\bigcirc	
Customer Description			1
Engineering Description	Used to instantiate SysCo Engine		

TABLE 9-16: USESYSREQSENDER PARAMETERS FOR CAIU

Name: useSysReqSender		•	Visibility: Engg
	Architecture	Release	Default
	Boolean	Boolean	
Value	True, False	True, False	True
Constraints	Always True for ACE/CHI AlUs Optional for ACE_Lite + DVM All if useEventOutInt is True, set True	Js le to this parameter	
Customer Description),	
Engineering Description	Used to instantiate SysReq Send	er hardware in the AIU	

TABLE 9-17: USESYSREQRECEIVER PARAMETERS FOR CALU

Name: useSysReqReceive	r ()		Visibility: Engg
	Architecture	Release	Default
	Boolean	Boolean	
Value	True, False	True, False	True
Constraints	Always True for ACE/CH if useEventInInt is True, s		
Customer Description			
Engineering Description	Used to instantiate SysRe	eq Receiver hardware in the AIU	

9.8. CAIU Connectivity parameters

The following parameters are used to specify connectivity information of the CAIU. The following parameters should be visible to Engining team only.

TABLE 9-18: HEXAIUDCEVEC PARAMETERS FOR CAIU

Name: hexAiuDceVec					Visibility: E	ngg	
	Architecture		Release	Release)	
	Min	Max	Min	Max			
Value	0	FFFFFFF	0	FFFF	1	,	
Constraints	Every bit in	Size of the vector is equal to the number of DCEs in the system. Every bit in the vector that is set to one represents a DCE at that NodelD that is connected to the AIU.					
Customer Description							
Engineering Description	Every bit in	be a port in RTL (tACI the vector that is set ciated DCE at that No	to one specifi		ar AIU is connecte	ed	

TABLE 9-19: HEXAIUDMIVEC PARAMETERS FOR CAIU

Name: hexAiuDmiVec					Visibility: Engg		
	Architecture		Release		Default		
	Min	Max	Min	Max			
Value	0	FFFFFFF	0	FFFF	1		
Constraints	Every bit in the	Size of the vector is equal to the number of DMIs in the system. Every bit in the vector that is set to an everpresents a DMI at that NodelD that is connected to the AIU.					
Customer Description							
Engineering Description	Every bit in the	This must be a port in RTL (tACHL) and tie off parameter in SW Every bit in the vector that is set to one specifies that the particular AIU is connected to the associated that that NunitID					

TABLE 9-20: HEXAIUDIIVEC PARAMETERS FOR AND

Name: hexAiuDiiVec	()				Visibility: Engg			
	Architecture	Architecture			Default			
_	Min	Max	Min	Max				
Value	0	FFFFFFF	0	FFFF	1			
Constraints	Every bit in the	Size of the vector is equal to the number of DIIs in the system. Every bit in the vector that is set to one represents a DII at that NodelD that is connected to the AIU.						
Customer Description								
Engineering Description	Every bit in the	This must be a port in RTL (tACHL) and tie off parameter in SW Every bit in the vector that is set to one specifies that the particular AIU is connected to the associated DII at that NunitID						

Name: hexAiuConnectedDceFunitId					Visibility: Engg			
	Architecture		Release		Default			
	Min	Max	Min	Max				
Value	0	FFFFFFF	0	FFFF	1			
Constraints	List of DCE Fun ID order.	it IDs that are con	nected to the AIU.	This list can be or	dered in Nunit			
Customer Description								
Engineering Description		This must be a port in RTL (tACHL) and tie off parameter in SW. List of DCE FuntilDs that are connected to the AIU.						

TABLE 9-22: NAIUCONNECTED DCES PARAMETERS FOR CAIU

	Architecture		Release		Def
	Min	Max	Min	Max	Der
Value	1	64	1	32	1
Constraints	1	DCEs connected		32	
Customer Description	Trumber of	DOES CONNECTED	to the cuon 7 to.		
Engineering Description	Specifies t	he number of cach	ning agents (All Is	that are connecte	ed to DCE
Engineering Description	Оробінов С	The Humber of odd	ing agents (rice	Trial are cornicole	od to BOL
xeis co	mp	any			

10. DCE User Settable Parameters

10.1. DCE resource parameters

When DCE accepts a CMDreq for processesing, it allocates an entry in the ATT (Active Transaction Table) where it stores all persistent fields from a message. The entry will remain allocated until the transaction has completed in the system. The number of entries needs to be determined by analyzing performance requirements (BW, latency) and configuring the ATT size for each DCE.

TABLE 10-1: NATTCTRLENTRIES PARAMETER

						-		
nAttCtrlEnries	Architecture		Release			Default		
	Min	Max	Min	Max				
Value	4	64			O	4		
Constraints				X				
Customer Description	Specify the max	Specify the maximum number of active coherent transactions tracked by each DCE.						
Engineering Description		. 0						

TABLE 10-2: NCMDSKIDBUFSIZE PARAMETER

nCMDSkidBufSize	Architecture Re		Release	Release				
	Min	Max	Min	Max				
Value	4	320	4	320	16			
Constraints	restrict granular	≥ nCMDSkidBufArb restrict granularity, supporting only sizes: nCMDSkidBufArb + (0, 4, 8, 16, 32, 64, 96, 128, 160, 192, 224, 256)						
Customer Description	The skid buffer of required entri	is used to stage t ies may be deterr	ransaction requi nined by traffic e sets the total	uests from initiator requirements and	coherent port of DMI. r agents. The number d analysis using ol credits available for			
Engineering Description				its available for di allow at least 2 cre	stribution to edits for each active			

TABLE 10-3: NCMDSKIDBUFARB RARAM

	*							
nCMDSkidBufArb	Architecture		Release		Default			
	Min	Max	Min	Max				
Value	4	64	4	64	16			
Constraints		≤ nCMDSkidBufSize restricted granularity, support only sizes: 4, 8, 16, 32, 48, 64						
Customer Description	arbitration windo and arrival time. analysis - the ar options will also	restricted granularity, support only sizes: 4, 8, 16, 32, 48, 64 Depth of skid buffer visible to arbitration. This value determines the size of the arbitration window within which arriving requests are selected based on QoS, priority and arrival time. It is recommended to start with a reasonably value for performance analysis - the area of a skid buffer grows with the square of this number and larger options will also significantly impact timing.						
Engineering Description	This value sets t	the number of entr	ies within the skid	buffer that is visib	le to arbitration			

10.2. DCE credit parameters

TABLE 10-4: NDCERBCREDITS PARAMETER

nDceRbCredits	Architecture		Release	Release		
	Min	Max	Min	Max		
Value	2	16			2	
Constraints			,		·	
Customer Description				quest buffer credits cudes snoops that	s per DMI. These can cause a write to	
Engineering Description						

TABLE 10-5: NAIUSNPCREDITS PARAMETER

nAiuSnpCredits	Architectu	re	Release	X \	Default
	Min	Max	Min	Max	
Value	2	16			2
Constraints					
Customer Description	Specify the	maximum numbe	er of snoop request	credits per AIU.	
Engineering Description			X /		

TABLE 10-6: NDMIMRDCREDITS PARAMETER

nDmiMrdCredits	Architecture			Release		Default
	Min	Max	J	Min	Max	
Value	2	16				2
Constraints		1				
Customer Description	Specify the make	imum numl	er of m	nemory read	d credits per DMI.	
Engineering Description	\sim					

10.3. DCE snoop liter parameters

TABLE 10-7: NSETS & CONFIGURATION PARAMETERS

nSets •	Architecture		Release	Release			
1	Min	Max	Min	Max			
Value	16	1048576			16		
Constraints	Number of set	s must be divisibl	e by number of	DCEs in the syste	em.		
Customer Description	Number of set	Number of sets for the selected snoop filter					
Engineering Description							

TABLE 10-8: NWAYS SF CONFIGURATION PARAMETERS

nWays	Architecture		Release		Default		
	Min	Max	Min	Max			
Value	2	32			4		
Constraints							
Customer Description	Number of ways	Number of ways for the selected snoop filter					
Engineering Description					<u></u>		

TABLE 10-9: NVICTIMENTRIES SF CONFIGURATION PARAMETERS

						(())
nVictimEntries	Architectur	е	Release		1	Default
	Min	Max	Min	Max		
Value	0	64			((2
Constraints				X	1	
Customer Description	Number of v	ictim buffer entri	es for the specified	snoop filter, pe	DCE	
Engineering Description						

TABLE 10-10: APRIMARYBITS PARAMETERS

aPrimaryBits	Architecture	Release	Default
	Array of Integers	Array of Integers	
Value			
Constraints	DCEs), they cannot be in DCE interleaving bits. For	the LSBs inside a cache line, a example, for a system with 64t is [11 : 10], this needs to be an 12, 9, 8, 7, 6].	nd they cannot overlap with 3 cache lines, 1024 sets and
Customer Description	Set selection parameter.		
Engineering Description	()		

TABLE 10-11: MEMORY PARAMETER FOR DCE SNOOP FILTER

Memory		\sim	Architecture	Release	Default
Constraints					
Engineering De	scripti	on	This parameter is to assign SRAM	. For the memory setting, refer Table	e 20-5.
NOTE: The max aiu assigned.	numbe	er of :	snoop filter is constrained to be no n	nore than Snoop agents. Snoop filter	must have an

10.4. DCE performance counter parameters

TABLE 10-12: DCE NPERFCOUNTERS PARAMETERS

nPerfCounters	Architecture		Release		Default	
	Min	Max	Min	Max		
Value	4	16	4	8	4	
Constraints	Only two valid va	alues are supporte	ed. 4 and 8			1
Customer Description	Total number of	performance cour	nter in Ncore Unit			
Engineering Description	Archi team woul	d modify this as a	common parame	ter after NCore 3.2		1

10.5. DCE exclusive monitor parameters

Ncore supports exclusive monitors (only for shareable domain) by creating a basic monitor for each core in each DCE and a configurable number of tagged monitors in each DCE. Each basic monitor implements the behavior described in the "Minimum PoS Exclusive Monitor" section in the MCE specification, and each tagged monitor implements the behavior described in the "Additional address comparison" section.

TABLE 10-13: NTAGGEDMONITORS PARAMETER

Name: nTaggedMonitors						Visibility: User
	Architecture			telease		Default
	Min	Max	٨	1in	Max	
Value	0	8				0
Constraints		7				
Customer Description	Specify the desi each DCE insta	red number of	tagged s have	l exclusive mor a basic exclusiv	nitor per DCE insta ve monitor.	ance. Note that
Engineering Description	~.0					

10.6. DCE Connect (N) parameters

The following parameters are used to specify connectivity information of the DCE. The following parameters should be visible to Engining team only.

TABLE 10-14: HEXDC COMECTED DMIFUNITID PARAMETER

Name: hex beeconnectedD	miFunitID				Visibility: Engg
11	Architecture		Release		Default
0	Min	Max	Min	Min	
Value	0	FFFFFFF	0	FFFF	1
Constraint		t IDs that are conr not connected to th		. This is ordered in	Nunit ID order ,
Customer Description					
Engineering Description	This must be a	port in RTL (tACH	L) and tie off para	meter in SW	
	List of DMI Funt	tilDs that are conn	ected to the DCE		

TABLE 10-15: HEXDCECONNECTED CAFUNITID PARAMETER

Name: hexDceConnectedC	aFunitID				Visibility: Engg
	Architecture		Release		Default
	Min	Max	Min	Min	
Value	0	FFFFFFF	0	FFFF	1
Constraint		agent Funit IDs th filter order or Nur		cted to the DCE. Th	nis list can be ordered
Customer Description					
Engineering Description	This must be a	port in RTL (tACH	IL) and tie off	parameter in SW	
	List of caching	agent FuntilDs t	nat are conne	cted to the DCE	(\}

TABLE 10-16: HEXDCEDMIVEC PARAMETER

Name: hexDceDmiVec					Visibility: Engg
	Architecture		Release	• 9	Default
	Min	Max	Min	Min)
Value	0	FFFFFFF	0	FFFF	1
Constraint	Size of the vec	ctor is equal to the	number of DMIs	s in the system	·
Customer Description			>		
Engineering Description	This must be a	port in RTL (tACI	⊣L) and tie off p	arameter in SW	
		e vector that is set ted DMI at that Nu		that the particular [DCE is connected

TABLE 10-17: HEXDCEDMIRBOFFSET PARAMETER

Name: hexDceDmiRbOffset		1			Visibility: Engg
	Architecture	7	Release		Default
	Min	Max	Min	Min	
Value	0	Max 32 DMIs	0	Max 16 DMIs	1
Constraint	the system multi- sach 8-bit value increasing order The 8-bit offset value For every DMI conset to one represent to one represent value For the first value For the second value So on and so for	plied by 8 represents the DI NunitID, skipping value is calculated reate a vector of a sents a DCE at the I DCE in the vector valid DCE in the vector	defined as number of the MI connected to the DMIs not connect as follows. If DCEs in the systat NodelD that is certification of the offset value is extent the offset value in the offset value is certification.	at DCE. They are ed to the DCE. tem. Every bit in tonnected to the D s nDceRbCredits ue is nDceRbCred	ordered in the the vector that is MI.
Sustomer Description					
Engineering Description	This must be a p	ort in RTL (tACHL	.) and tie off paran	neter in SW	
		represented by th	bit value specifies ne value. The offs		

TABLE 10-18: NDCECONNECTED CAS PARAMETER

Name: nDceConnecte	edCas				Visibility: Engg
	Architectu	re	Release		Default
	Min	Max	Min	Min	
Value	1	64	1	32	1
Constraint	Number of	Caching agents of	connected to each	DCE.	

This parameter must be same for all DCEs

Customer Description

Engineering Description Specifies the number of caching agents (AlUs) that are connected to DCE

TABLE 10-19: NDCECONNECTED DMIS PARAMETER

Name: nDceConnectedDmi	s				Visibility: Engg
	Architectu	ire	Release	• 4	Default
	Min	Max	Min	Min	V
Value	1	32	1	16	1
Constraint		DMIs connected t		0	·
Customer Description			(
Engineering Description	Specifies t	he number of DMIs	s that are connecte	DCE	

TABLE 10-20: NDCERBCREDITS PARAMETER

Constraint Number of RB credits per DCE The value is game for all DCEs and DMIs
Value 2 32 2 32 2 Constraint Number of RE creats per DCE The value is safe for all DCEs and DMIs Customer Description
Constraint Number of RB credits per DCE The value is same for all DCEs and DMIs Customer Description
The value is same for all DCEs and DMIs Customer Description
Customer Description
Engineering Description Number of RB credits per DCE

11. DMI User Settable Parameters

11.1. DMI resource parameters

TABLE 11-1: GENERICPORTS PARAMETERS FOR DMI

ç	genericports	Architecture	Release	Defaul
	Constraints			
E	Engineering Description	To assign user defined ports for p Described in Chapter 20.1	lace holder definition(Resiliency);	

TABLE 11-2: NRTTCTRLENTRY PARAMETERS

nRttCtrlEnries	Architectur	e	Release		Default		
	Min	Max	Min	Max			
Value	4	128			4		
Constraints							
Customer Description	Specify the interface.	Specify the number of allowed outstanding read transactions on the downstream AXI interface.					
Engineering Description							

TABLE 11-3: NWTTCTRLENTRY PARAMETERS

nWttCtrlEnries	Architecture		Release	Release	
	Min	Max	Min	Max	
Value	4	64			4
Constraints	10				
Customer Description	Specify number interface.	er of allowed o	utstanding write tr	ansactions on the	downstream AXI
Engineering Description					

TABLE 11-4: NDMIRBCALDITS PARAMETER

Ì	nDmiRb@redits	Architecture		Release		Default		
		Min	Max	Min	Max			
•	Value	2	64			2		
ď	Constraints							
•	Customer Description	Specify the max	Specify the maximum number of non-coherent write request buffer credits.					
•	Engineering Description							

TABLE 11-5: NCMDSKIDBUFSIZE PARAMETER

nCMDSkidBufSize	Architecture		Release		Def aul t	
	Min	Ma x	Min	Ma x		
Value	4	320	4	320	16_	
Constraints	≥ nCMDSkidBufArb restrict granularity, supporting only sizes: nCMDSkidBufArb + {0, 4, 8, 16, 32, 64, 96, 128, 160, 192, 224, 256}					
Customer Description	Total depth of skid The skid buffer is of required entries	from initiator age	nts. The number			
	performance mod distribution.	get of protocol cre	dits available for			
Engineering Description		itiators. It is reco	protocol credits av			

TABLE 11-6: NCMDSKIDBUFARB PARAMETER

nCMDSkidBufArb	Architecture		Release		Default		
	Min	Max	Min	Max			
Value	4	64		64	16		
Constraints		≤ nCMDSkidBufSize restricted granularity, support only sizes: 4, 8, 16, 32, 48, 64					
Customer Description	arbitration v and arrival t analysis - th	Depth of skid buffer visible to arbitration. This value determines the size of the arbitration window within which arriving requests are selected based on QoS, priority and arrival time. It is recommended to start with a reasonably value for performance analysis - the area of a skid buffer grows with the square of this number and larger options will also significantly impact timing.					
Engineering Description	This value sets the number of entries within the skid buffer that is visible to arbitration CSR Address: 0xFF0						

TABLE 11-7: NMRDSKIDBUFSIZE PARAM

nMrdSkidBufSize	Architectu	cture Release			Default		
	Min	Max	Min	Max			
Value	4	320	4	320	16		
Constraints Customer Description	restrict gra nMrdSkidB Total depth buffer is us required er performand distribution	≥ nMrdSkidBufSize restrict granularity, supporting only sizes: nMrdSkidBufArb + {0, 4, 8, 16, 32, 64, 96, 128, 160, 192, 224, 256} Total depth of skid buffer for coherent DMI transactions - arriving from DCE. The skid buffer is used to stage transaction requests from initiator agents. The number of required entries may be determined by traffic requirements and analysis using performance modeling. This value sets the total budget of protocol credits available for					
Engineering Description	communica	This value sets the total budget of protocol credits available for distribution to communicating initiators. It is recommended to allow at least 2 credits for each active connection. CSR Address: 0xFEO.					

TABLE 11-8: NMRDSKIDBUFARB PARAMETER

nMrdSkidBufArb	Architecture	Architecture		Release			
	Min	Max	Min	Max			
Value	4	64	4	64	16		
Constraints		≤ nMrdSkidBufArb restricted granularity, support only sizes: 4, 8, 16, 32, 48, 64					
Customer Description	arbitration winder and arrival time analysis - the ar	Depth of skid buffer visible to arbitration. This value determines the size of the arbitration window within which arriving requests are selected based on QoS, priority and arrival time. It is recommended to start with a reasonably value for performance analysis - the area of a skid buffer grows with the square of this number and larger options will also significantly impact timing.					
Engineering Description	This value sets CSR Address: (of entries within th	e skid buffer that is	s visible to arbitration		

TABLE 11-9: NUSEMEMRSPINTRLV PARAMETER

nUseMemRspIntrlv	Architecture		Release	• 1	Default			
				X	N .			
Value	True	False	True	False	False			
Constraints								
Customer Description		Use this parameter to enable the feature of DMI can accept read data interleaving from AXI interface						
Engineering Description	read data c And DMI ca	rom AXI intertace To prevent deadlock issue of AXI write address channel, write response channel and read data channel, if the parameter is set to True, and read data buffer is instantiated. And DMI can accept any beat of read data of issued read request, then the read data/response channel and write response channel will never to backpressured.						

11.2. DMI address map parameters Table 11-10: NADDrTransRegisters Parameters

nAddrTransRegisters	Architecture	<u> </u>	Release		Default	
	Min	Viax /	Min	Max		
Value	0	1			0	
Constraints	7 0					
Customer Description	Specifies the number of address translation registers that are available within DMI. These registers add capability to translate address on the AXI bus from DMI. Refer to the address translation section of the reference manual.					
Engineering Description	Need to confirm max is 4, not 8.					

stem Cache parameters

TABLE 12.13. DMI SYSTEM CACHE ENABLE PARAMETERS

Name: hasSysMemCache			Visibility: User		
	Architecture	Release	Default		
	Valid Values	Valid values			
Value	True, False		False		
Constraints					
Customer Description	This option adds an SMC in DMI. It must be enabled when an atomic capable master is present in the system and requires at least a 4KB SMC.				
Engineering Description					

TABLE 11-12: DMI SCRATCHPAD ENABLE PARAMETERS

useScratchPad	Architecture	Release	Default				
	Valid Values	Valid values					
Value	True, False		False				
Constraints	Can be enabled only when system	Can be enabled only when system cache is enabled.					
Customer Description	Enable ScratchPad		<u> </u>				
Engineering Description							

TABLE 11-13: DMI CACHE WAY PARTITIONING REGISTERS PARAMETERS

nWayPartitioningRegist ers	Architecture		Release		Default
	Min	Max	Min	Max	\
Value	0	16		7	0
Constraints					
Customer Description	configurati registers e	on capability to as	sign specific ways d be equa r to max	registers. Each re to a single agent. imum number of ag	The number of
Engineering Description			1		

TABLE 11-14: DMI CACHE NTAGBANK CONFIGURATION PARAMETERS

nTagBanks	Architecture	Release		Default
	Min Max	Min	Max	
Value	1 2	,		1
Constraints	Values limited to 1, 2.			
Customer Description	Number of Tag banks.			
Engineering Description	$\mathcal{N}_{\mathcal{K}}$			

TABLE 11-15: DMI Coche DA ABANK CONFIGURATION PARAMETERS

nDataBanks	Architecture		Release		Default
. 5	Min	Max	Min	Max	
Value	1	4			1
Constraints	Values limited to	1, 2.4			
Customer Description	Number of Data b	anks.			
Engineering Description					

TABLE 11-16: DMI CACHE POLICY CONFIGURATION PARAMETERS

cacheReplPolicy	Architecture	Release	Default
	Enum	Enum	
Value	RANDOM, NRU		RANDOM
Constraints			
Customer Description	Cache Replacement Policy		-
Engineering Description			



Memory	Architecture	Release		Default
Constraints			_	
Engineering Description	This parameter is to assign SRAM. F	or the memory setting, refee Table	20	7 and Table 20-8

	Memory	Architectu	re	Release		Default
	Constraints					
	Engineering Description	This param	eter is to assign SR	AM. For the memory	/ setting, refe e Tab	e 20-7 and Table 20-8
					× 1	V
						•
11 4	4. DMI perforn	nance c	ounter na	rameters		
11.	T. Divil periorii	idrice c	ounter pa	Tarricters		
TAE	BLE 11-18: DMI NPERFCOU	NTERS PARA	METERS	~ ~		
		A 1. 14 4.		126	<i>_</i>	D. f If
	nPerfCounters	Architectu	ire	Release		Default
		Min	Max	Min	Max	
	Value	4	16	4	8	4
	Constraints	Ncore 3.2	only supports #or	8		•
	Customer Description	Total numb	er of performance	counter in Ncore l	Jnit	
	Engineering Description	Architechtu	ure team would mo	dify this as a comn	non parameter af	ter NCore 3.2.

TABLE 11-19: DMI LATENCY COUNTER PARAMETER

nLatencyCounters (CAIU/IOAIU)	Architecture	•	Release		Default
	Min	Max	Min	Max	
Value		32	0	16	16
Constraints	Only two valid va greater than or e		or 16. A non-ze	ro value is possible o	nly if nPerfCounters is
Customer Description	Number of Laten	cy counters in the No	ore unit.		
Engineering Description	Parameter applie	es only to AIUs, DMIs a	and DIIs only an	d can be set individu	ally.

11.5. DMI Atomic parameters

The SMC offers an option to include an Atomic Engine (AE). The AE supports the Far Atomic Operations (FAOs) defined in CHI-B and ACE-Lite-E interface architectures. Thus, in Ncore 3 FAOs are supported for all locations in system memory connected via the DMI

TABLE 11-20: DMI USEATOMIC PARAMETERS


	Architecture	Release	Defau
	Boolean	Boolean	
Value	True, False		
Constraints	Cannot be set when there	e is no cache.	
Customer Description	This option adds an atom master is present in the s	ic engine in DMI. It must be enab ystem and requires at least a 4KI	oled when an atomi B SMC.
Engineering Description	The number of atomic envariable.	gine entries is set to 4 within the	DMI. Hard coded a
iei's	•		

11.6. DMI QoS Enhencement parameters

The customer/user of Ncore is expected to develop the following assumptions apply in this use case

- 1. The DMC used has 2 AXI ports one for regular traffic shown as "AXI reg" and another for high priority or real time traffic shown as "AXI high"
- 2. The user or customer develops "Buffer & Mux/De-Mux" block

The "Buffer & mux/de-mux" block consists of simple logic where it has a buffer that is larger than the DMC's AXI reg port buffer. The mux/de-mux logic is responsible for routing the high priority or real time traffic to DMC's AXI high, while all other traffic is routed to DMC's AXI reg port. The buffer being larger than the buffer DMC's AXI reg port buffer grantees that high priority traffic does not see head of live






TABLE 11-21: DMIQOSTHVAL PARAMETERS

Name: DmiQoSThYal					Visibitity: User
	Architectu	ire	Release		Default
	Min	Max	min	max	
Value	1	15	1	15	8
Constraints	This paran	neter is available o	nly when QoS(Ta	ble 4-17) is enable	d.
Customer Description		hreshold value. Tra ority hard real time		ual to or above this	value are considered
Engineering Description					

TABLE 11-22: NDMIWTTQOSRSV PARAMETERS

Name: nDmiWttQoSRsv					Visibitity: User
	Architecture		Release		Default
	Min	Max	min	max	
Value	1	64	1	32	1
Constraints	Maximum accep non-coherent wi • Non-Coherent • Coherent write by DCE RB cred Max value = mir DCE RB Credits Example: WTT size = 16 DMI RB credits DCE RB credits This gives the coast of the three r	otable value must interest data buffer or of write data buffer is repositis per DMI. and must buffer is repositis per DMI. and must buffer is repositis per DMI. and must buffer is reposition of control of c	nt write data buffer of DCEs connected buffer size of 4*2 t write data buffer	IT size - 1 or size ta buffer. DMI RB credits. er of connected D B Credits - 1, size) d to DMI = 2 = 8	CEs multiplied
Customer Description	WTT entries in [OMI reserved for h	igh priority hard re	time traffic.	
Engineering Description			X		

TABLE 11-23: NDMIRTTQOSRSV PARAMETERS

Name: nDmiWttQoSRsv			· ()		Visibitity: l
	Architectu	ıre	Release		Default
	Min	Max	min	max	
Value	1	64	1	32	1
Constraints		neter is available o acceptable value n			
Customer Description	RTT entrie	s in DMI reserved	for high priority ha	ard real time traffic	ì.
Engineering Description					
35					
rell					

12. DII User Settable Parameters

12.1. DII resource parameters

TABLE 12-1: NRTTCTRLENTRY PARAMETERS

Name: nRttCtrlEnries					Visibitity: User
	Architectu	ıre	Release		Default
	Min	Max	min	max	(\mathcal{O})
Value	4	32			4
Constraints					
Customer Description	Specify nu	mber of outstandir	ng read transaction	ns on the AXI inter	ace.
Engineering Description				X	

TABLE 12-2: NWTTCTRLENTRY PARAMETERS

Name: nWttCtrlEnries			C	5	Visibitity: User
	Architectu	ire	Release	•	Default
	Min	Max	mh	max	
Value	4	32			4
Constraints					
Customer Description	Specify nu	mber of outstandin	g write transactions	s on the AXI inter	face.
Engineering Description		- 1			

Specify the size of the largest endpoint divice connected to the DII. The size is in KBs. This size is ued to achive endpoint ordering as defined by ABM CHI specification

TABLE 12-3: NLARGESTENDPOINT PARAMET

		▼			
Name: nLargestEndpoint					Visibitity: User
	Architectur	Architecture			Default
	Min	Max	min	max	
Value	4	2^39			4
Constraints 🗸			•		•
Customer Description	KBs. This si			connected to this later ordering as define	
Engineering Description					

Note: Why are we allowing such a large value - could 232 be sufficient?

TABLE 12-4: NDIIRBCREDITS PARAMETER

Name: nDiiRbCredits					Visibitity: User
	Architecture R		Release	Release	
	Min	Max	min	max	
Value	2	32			2
Constraints					
Customer Description	Specify the max	imum number of n	non-coherent write request buffer c		edits.
Engineering Description					

TABLE 12-5: NCMDSKIDBUFSIZE PARAMETER

nCMDSkidBufSize	Architecture	Architecture			Default
	Min	Max	Min	Max	
Value	4	320	4	320	16
Constraints	nCMDSkidBufA	ity, supporting o	32, 64, 96, 12	28, 160, 192, 224, 25	
Customer Description	The skid buffer of required entri	is used to stage ies may be deter	transaction re	fic requirements and	agents. The number
Engineering Description	communicating		commended t	edits available for dis to allow at least 2 cre	

TABLE 12-6: NCMDSKIDBUFARB PARAMETER

nCMDSkidBufArb	Architecture		Release		Default
	Min	Max	Min	Max	
Value	4	64	4	64	16
Constraints	≤ nCMDSkidBuft restricted granul		sizes: 4, 8, 16, 32	2, 48, 64	
Customer Description	arbitration windo and arrival time. analysis - the are options will also	w within which ar It is recommende ea of a skid buffer significantly impa		selected based o asonably value for uare of this number	n QoS, priority r performance er and larger
Engineering Description	This value sets t CSR Address: 0		ries within the skid	buffer that is visib	le to arbitration

12.2. Ditabliress map parameters

TABLE 12.7: ADDRTRANSREGISTERS PARAMETER FOR DII

Name: nLargestEndpoint					Visibitity: User			
	Architectu	ıre	Release		Default			
	Min	Max	min	max				
Value	0	4			0			
Constraints								
Customer Description				anslation registers that are available within the DII. pability section in the reference manual.				
Engineering Description	[XXX] From	m NCore's spec, th	ne limitation is 8. N	leed confirmation	regarding range			

12.3. DII performance monitor parameters

TABLE 12-8: DII NPERFCOUNTERS PARAMETERS

Name: nPerfCounters					Visibitity:	Usei	
	Architecture		Release		Default		
	Min	Max	min	max	1		1
Value	0	4			0		
Constraints	Only two valid va	alues are supporte	ed. 4 and 8		((,	' (
Customer Description	Customer Descr	ustomer Description Total number of performance counter in Ncore					
Engineering Description	Architechture tea	am would modify t	his as a common	parameter after N	Core 3.2.		

TABLE 12-9: DII LATENCY COUNTER PARAMETERS

nLatencyCounters (CAIU/IOAIU)	Architect	ure	Release	Default
	Min	Max	Min 🔪 🗀	ax
Value	0	32	0 10	
Constraints		valid values are sunters is greater that	pported 0 or 16. A non-zero	value is possible only i
Customer Description			in the Ncore unit.	
Engineering Description	Parameter	r applies only to A	IUs, DMIs and DIIs only and	I can be set individually.
		Fo		
	~0	9/1		
C	me	911		
;\S	me	911		
reis co	mig	91		
reits	mig	91		
arteris C	mig	91		
Arteris	mig	91		
Arteris		97		

13. DVE User Settable Parameters

13.1. DVE resource parameters

Credit parameters and trace buffer parameters are defined at system level. Only SRAM selection will be configured in block level.

TABLE 13-1: MEMORY PARAMTER FOR DVE

Memory	Architecture	Release		etault	
Constraints					
Engineering Description	This parameter is to assign SRAM	. For the memory setting, refer 1	ble 2	0-9	

13.2. DVE performance monitor parameters

TABLE 13-2: DVE NPERFCOUNTERS PARAMETERS

nPerfCounters	Architecture		Release		Default	
	Min	Max	Min	Max		
Value	4	16	4	8	4	
Constraints	Only two valid v	alues are supporte	ed. 4 and 8			
Customer Description	Total number of	Total number of performance counter in Ncore Unit				
Engineering Description	Archi team woul	d modify this as a	common para	ameter after NCo	re 3.2.	

13.3. System level credit parameters

NCore provides two system-level configurable parameters for DVM operation: nDvmCmdCredits and nDvmSnpCredits.

nDvmCmdCredits allows the Alb to have that many non-Sync/Sync DVMOps outstanding to DVE.

nDvmSnpCredits allows the DVE to issue that many DVMOps for snoops outstanding at a time. This value is the minimum of such outstanding DVMInv snoops supported by any AIU in the system. Note that each DVMOp snooped corresponds to 2 SNPreq messages

TABLE 13-3: NOVMOMDCREDITS PARAMETER

Name: novmCmdCredits			Type: int		
Architecture		Release		Default	
Min	Max	Min	Max		
2	4			2	
Must be a multip	ole of 2.				
Description Number of DVM command credits			ts between an AIU and a DVE.		
This parameter	is applicable to	all AIUs that ca	n issue DVMs.		
	Min 2 Must be a multip Number of DVM	Min Max 2 4 Must be a multiple of 2. Number of DVM command cree	Architecture Release Min Max Min 2 4 Must be a multiple of 2. Number of DVM command credits between an	Architecture Release Min Max Min Max 2 4 4 4	

Name: nDvmSnpCredits		Type: Int	Visibility: User	
	Architecture	Release	Default	
	Enum	Enum		
Value	4, 6, 8		4	
Constraints	Must be a multiple of 2			
Customer Description	Number of DVM snoop re	equest credits between AIU and [OVE.	
Engineering Description	This parameter is applica	able to all AIUs that can accept a	DVM snoop.) *
			Kio	
		1/6)		

14. NCAIU User Settable Parameters

14.1. NCAIU multiport parameters

TABLE 14-1: NNATIVEINTERFACEPORTS PARAMETER FOR NCAIU

nNativeInterfacePorts	Architecture Release		Architecture		Release		Default		
	Min	Max	Min	Max					
Value	1	8	1	8	1		"		
Constraints	Valid values are	alid values are power of 2s. 1, 2, 4, or 8.							
Customer Description	Specifies the nu	Specifies the number of native interface ports							
Engineering Description					, (C				

TABLE 14-2: ANCAIUINTVFUNC PARAMETER FOR NCAIU

integers aSecondaryBits Not user visible Array o strings	aNcaiuIntvFunc	Architecture	Release	Default		
aSecondaryBits Array o strings aPrimaryBits depth depends on nNativeInterfacePorts parameter value, it will be log2 of nNativeInterfacePorts. The bits must be address bits between Max address width minus 1 and cacheli boundary address bit. For 64Bcache line it is 6. Example aPrimaryBits : [9, 8, 6] aSecondaryBits is an array of string, its depth will be same as aPrimaryBits. The string represents a hexadecimal number one hot encoded. Bits selected here compared by the same as the bits in aPrimaryBits. Example aSecondaryBits: ["h4000", "h0", "h800"] aPrimaryBits depth depends on nNativeInterfacePorts parameter value, it will be log2 of nNativeInterfacePorts. The bits must be address bits between Max address width minus 1 and cacheli boundary address bit. For 64Bcache line it is 6. Example aPrimaryBits: [7, 6] for a 4 ports NCAIU interleaving at 64B address boundary.	Parameters	Name	Name			
Array o strings Constraints aPrimaryBits depth depends on nNativeInterfacePorts parameter value, it will be log2 of nNativeInterfacePorts. The bits must be address bits between Max address width minus 1 and cacheli boundary address bit. For 64Bcache line it is 6. Example aPrimaryBits: [9, 8, 6] aSecondaryBits is an array of string, its depth will be same as aPrimaryBits. Th string represents a hexadecimal number one hot encoded. Bits selected here c be same as the bits in aPrimaryBits. Example aSecondaryBits: ["h4000", "'h0", "h800"] aPrimaryBits depth depends on nNativeInterfacePorts parameter value, it will be log2 of nNativeInterfacePorts. The bits must be address bits between Max address width minus 1 and cacheli boundary address bit. For 64Bcache line it is 6. Example aPrimaryBits: [7, 6] for a 4 ports NCAIU interleaving at 64B address boundary.		aPrimaryBits	aPrimaryBits	Array of		
Constraints aPrimaryBits depth depends on nNativeInterfacePorts parameter value, it will be log2 of nNativeInterfacePorts. The bits must be address bits between Max address width minus 1 and cacheli boundary address bit. For 64Bcache line it is 6. Example aPrimaryBits: [9, 8, 6] aSecondaryBits is an array of string, its depth will be same as aPrimaryBits. Th string represents a hexadecimal number one hot encoded. Bits selected here c be same as the bits in aPrimaryBits. Example aSecondaryBits: ["h4000", "'h0", "h800"] aPrimaryBits depth depends on nNativeInterfacePorts parameter value, it will be log2 of nNativeInterfacePorts. The bits must be address bits between Max address width minus 1 and cacheli boundary address bit. For 64Bcache line it is 6. Example aPrimaryBits: [7, 6] for a 4 ports NCAIU interleaving at 64B address boundary.				integers		
APrimaryBits depth depends on nNativeInterfacePorts parameter value, it will be log2 of nNativeInterfacePorts. The bits must be address bits between Max address width minus 1 and cacheli boundary address bit. For 64Bcache line it is 6. Example aPrimaryBits : [9, 8, 6] aSecondaryBits is an array of string, its depth will be same as aPrimaryBits. Th string represents a hexadecimal number one hot encoded. Bits selected here c be same as the bits in aPrimaryBits. Example aSecondaryBits: ["in4000", "in0", "in800"] APrimaryBits depth depends on nNativeInterfacePorts parameter value, it will be log2 of nNativeInterfacePorts. The bits must be address bits between Max address width minus 1 and cacheli boundary address bit. For 64Bcache line it is 6. Example aPrimaryBits : [7, 6] for a 4 ports NCAIU interleaving at 64B address boundary.		aSecondaryBits	Not user visible	Array of		
be log2 of nNativeInterfacePorts. The bits must be address bits between Max address width minus 1 and cacheli boundary address bit. For 64Bcache line it is 6. Example aPrimaryBits: [9, 8, 6] aSecondaryBits is an array of string, its depth will be same as aPrimaryBits. Th string represents a hexadecimal number one hot encoded. Bits selected here c be same as the bits in aPrimaryBits. Example aSecondaryBits: ["ih4000", "ih0", "ih800"] APrimaryBits depth depends on nNativeInterfacePorts parameter value, it will be log2 of nNativeInterfacePorts. The bits must be address bits between Max address width minus 1 and cacheli boundary address bit. For 64Bcache line it is 6. Example aPrimaryBits: [7, 6] for a 4 ports NCAIU interleaving at 64B address boundary.						
The bits must be address bits between Max address width minus 1 and cacheli boundary address bit. For 64Bcache line it is 6. Example aPrimaryBits: [9, 8, 6] aSecondaryBits is an array of string, its depth will be same as aPrimaryBits. Th string represents a hexadecimal number one hot encoded. Bits selected here c be same as the bits in aPrimaryBits. Example aSecondaryBits: ["h4000", "h0", "h800"] aPrimaryBits depth depends on nNativeInterfacePorts parameter value, it will be log2 of nNativeInterfacePorts. The bits must be address bits between Max address width minus 1 and cacheli boundary address bit. For 64Bcache line it is 6. Example aPrimaryBits: [7, 6] for a 4 ports NCAIU interleaving at 64B address boundary.	Constraints			meter value, it will		
boundary address bit. For 64Bcache line it is 6. Example aPrimaryBits : [9, 8, 6] aSecondaryBits is an array of string, its depth will be same as aPrimaryBits. Th string represents a hexadecimal number one hot encoded. Bits selected here c be same as the bits in aPrimaryBits. Example aSecondaryBits: ["h4000", "h0", "h800"] APrimaryBits depth depends on nNativeInterfacePorts parameter value, it will be log2 of nNativeInterfacePorts. The bits must be address bits between Max address width minus 1 and cacheli boundary address bit. For 64Bcache line it is 6. Example aPrimaryBits : [7, 6] for a 4 ports NCAIU interleaving at 64B address				minus 1 and cachelin		
aSecondaryBits is an array of string, its depth will be same as aPrimaryBits. Th string represents a hexadecimal number one hot encoded. Bits selected here c be same as the bits in aPrimaryBits. Example aSecondaryBits: ["h4000", "h0", "h800"] aPrimaryBits depth depends on nNativeInterfacePorts parameter value, it will be log2 of nNativeInterfacePorts. The bits must be address bits between Max address width minus 1 and cacheli boundary address bit. For 64Bcache line it is 6. Example aPrimaryBits: [7, 6] for a 4 ports NCAIU interleaving at 64B address boundary.		boundary address bit. For	64Bcache line it is 6.			
string represents a hexadecimal number one hot encoded. Bits selected here c be same as the bits in aPrimaryBits. Example aSecondaryBits: ["h4000", ""h0", "h800"] aPrimaryBits depth depends on nNativeInterfacePorts parameter value, it will be log2 of nNativeInterfacePorts. The bits must be address bits between Max address width minus 1 and cacheli boundary address bit. For 64Bcache line it is 6. Example aPrimaryBits: [7, 6] for a 4 ports NCAIU interleaving at 64B address boundary.						
be same as the bits in aPrimaryBits. Example aSecondaryBits: ["h4000", "h0", "h800"] aPrimaryBits depth depends on nNativeInterfacePorts parameter value, it will be log2 of nNativeInterfacePorts. The bits must be address bits between Max address width minus 1 and cacheli boundary address bit. For 64Bcache line it is 6. Example aPrimaryBits: [7, 6] for a 4 ports NCAIU interleaving at 64B address boundary.						
Customer Description aPrimaryBits depth depends on nNativeInterfacePorts parameter value, it will be log2 of nNativeInterfacePorts. The bits must be address bits between Max address width minus 1 and cacheli boundary address bit. For 64Bcache line it is 6. Example aPrimaryBits: [7, 6] for a 4 ports NCAIU interleaving at 64B address boundary.				210 00100104 11010 04		
be log2 of nNativeInterfacePorts. The bits must be address bits between Max address width minus 1 and cacheli boundary address bit. For 64Bcache line it is 6. Example aPrimaryBits: [7, 6] for a 4 ports NCAIU interleaving at 64B address boundary.						
The bits must be address bits between Max address width minus 1 and cacheli boundary address bit. For 64Bcache line it is 6. Example aPrimaryBits: [7, 6] for a 4 ports NCAIU interleaving at 64B address boundary.	Customer Description					
Example aPrimaryBits : [7, 6] for a 4 ports NCAIU interleaving at 64B address boundary.				minus 1 and cachelin		
boundary.						
			6] for a 4 ports NCAIU interleav	ing at 64B address		
Engineering Description	For all and a second of the	Al L				
	Engineering Description					
	. (-					
;5						
dis						
eis.	·6.					
eris	(e)					
eris	E.					
eis	e.					

14.2. NCAIU resource parameters

TABLE 14-3: NOTTCTRLENRIES FOR NCAIU

nOttCtrlEnries	Architecture Release		Defa				
	Min	Max	Min	Max			
Value	4	1024	4	124	32		
Constraints		Must be multiple of nNativeInterfacePorts. When divided by nNativeInterfacePorts it must be less than or equal to 128. Min is for a single port					
Customer Description	Specify the max support.	kimum number of c	outstanding native	transactions this /	AIU should	/	
Engineering Description							

TABLE 14-4: MEMORY PARAMETER FOR NCAIU

Memory	Architecture	Release	V		U	Default
Constraints			'	J	•	
Engineering Description	For the memory setting, refer Tab	le 20-5 and Table 20				

14.3. NCAIU credit parameters

TABLE 14-5: NDCECMDCREDITS FOR NCAIU

nDceCmdCredits	Architectu	re 🦯	Release	Release				
	Min	Max	Min	Max				
Value	2	32	2	32	32			
Constraints		Must be multiple of nNativeInterfacePorts for both min and max ranges and actual value. Min is for a single port.						
Customer Description		Specify the maximum number of credits for coherent transactions per DCE. This should be determined based on required bandwidth and network round trip latency.						
Engineering Description		<u> </u>						

TABLE 14-6: NDMICMDCREDUTS FOR NCAIU

nDmiCmdCredits	Architecture		Release		Default		
	Min	Max	Min	Max			
Value _	2	32	2	32	16		
Constraints	Must be multiple of nNativeInterfacePorts for both min and max ranges and actual value. Min is for a single port.						
Customer Description	Specify the maximum number of credits for non-coherent transactions per DMI. This should be determined based on required bandwidth and network round trip latency.						
Engineering Description							

TABLE 14-7: NDIICMDCREDITS FOR NCAIU

nDiiCmdCredits	Architecture		Release		Default	
	Min	Max	Min	Max		
Value	2	32	2	32	16	
Constraints	Must be multiple value. Min is for	of nNativeInterfact a single port.	cePorts for both m	in and max range	s and actual	
Customer Description		imum number of c mined based on re				
Engineering Description						
4. NCAIU addre		arameter				
fnCsrAccess	Architecture		Release	X	Default	
	Valid Values		Valid values	~		
Value	True, False		True, False	2	True False for NCAIU with	



TABLE 14-8: FNCSRACCESS_PARAMETER

				,
fnCsrAccess	Architecture	Release	X)	Default
	Valid Values	Valid values		
Value	True, False	True, False		True False for NCAIU with AXI.
Constraints		one AIU. Always false on coherent or! Reference source not found.		
Customer Description	Enables CSR access via	a this AIU		
Engineering Description				

14.5. NCAIU snoop filter pa

TABLE 14-9: SNOOPFILTERASSIGNMENT PAR

	_ ~ _	<u>r </u>					
snoopFilterAssignment	Architecture		Release		Default		
	Min	Max	Min	Max			
Value	0	64			0		
Constraints	Only visible for (1) "AXI" with "hasProxyCache == TRUE". Also refer table in chapter 9.4.						
Customer Description	Specify the sno	oop filter associated E interface.	with this AIU. Thi	s only applies for <i>i</i>	AIUs with proxy		
Engineering Description	Will stay at All change.	J parameter at least	for NCore 3.2. Alı	eady had agreed,	and too late to		

14.6. NCAIU proxy cache parameters

Proxy cache is only supported when NCAIU native protocol is configured as "AXI".

TABLE 14-10: HASPROXYCACHE PARAMETER

hasProxyCache	Architecture	Release	Default				
	Valid Values	Valid values					
Value	True, False		False				
Constraints	Only visible for "AXI"						
Customer Description	This option enables Proxy Cache support. This is supported only with AXI interface						
Engineering Description							

TABLE 14-11: NONCOHERENT MODE PARAMETER

Name: nonCoherentMode		X	Visiblity: User					
	Architecture	Release	Default					
	Valid Values	Valid values						
Value	True, False		False					
Constraints	Only visible for "AXI"							
Customer Description	treated as non-coherent. If a Prox coherent. When nonCoherentMode is true.	Only applicable if the interface is AXI. Whether the traffic on the interface shall be treated as non-coherent. If a Proxy Cache is used, the traffic is always treated as coherent. When nonCoherentMode is true, NCAIU can access CSR. When this parameter is false. NCAIU will not be able to access CSR.						
Engineering Description	For AXI when the proxy cache is behave as coherent of non coherent		s if the AXI going to					

TABLE 14-12: PROXYCACHE NTAGBANK CONTROL PARAMETERS

nTagBanks	Architecture		Release		Default		
	Min	Max	Min	Max			
Value	1	2			1		
Constraints	1	Values limited to 1, 2. Only visible for "AXI" with "hasProxyCache == TRUE"					
Customer Description	Number of Tag banks.						
Engineering Description							

TABLE 413: PROXYCACHE NDATABANK CONFIGURATION PARAMETERS

-								
ľ	nDataBanks	Architecture		Release		Default		
•		Min	Max	Min	Max			
•	Value	1	4			1		
	Constraints	Values limited to 1, 2.4 Only visible for "AXI" with "hasProxyCache == TRUE"						
	Customer Description	Number of Data banks. [MK] feedback: Constraint missing						
	Engineering Description							

TABLE 14-14: PROXYCACHE POLICY CONFIGURATION PARAMETERS

cacheReplPolicy	Architecture	Release	Default			
	Enum	Enum				
Value	RANDOM, NRU		RANDOM			
Constraints	Only visible for "AXI" with "hasPro	Only visible for "AXI" with "hasProxyCache == TRUE"				
Customer Description	Cache Replacement Policy					
Engineering Description						



14.7. NCAIU performance counter parameters

TABLE 14-15: NPERFCOUNTERS PARMAETER FOR NCAIU

nPerfCounters	Architectu	Architecture			Default		
	Min	Max	Min	Max			
Value	4	16	4	8	4		
Constraints	Only two va	Only two valid values are supported. 4 and 8					
Customer Description	Total numb	Total number of performance counter in Ncore Unit					
Engineering Descripti	on Archi team	Archi team would modify this as a common parameter after NCore 3.2.					

TABLE 14-16: NLATENCYCOUNTERS PARMAETER FOR NCAIU

nLatencyCounters (CAIU/IOAIU)	Architecture		Release	Release			
	Min	Max	Min	Max			
Value	0	32	0	16	16		
Constraints		Only two valid values are supported 0 or 16. A non-zero value is possible only if nPerfCounters is greater than or equal to 4.					
Customer Description	Number of Late	Number of Latency counters in the Ncore unit.					
Engineering Description	Parameter appl	Parameter applies only to AIUs, DMIs and DIIs only and can be set individually.					

data interleaving parameters

TABLE 14-17: FNDISABLERDINGEN EAVE PARMAETER FOR NCAIU

	<u> </u>						
fnDisableRdInterleave	Architecture		Release		Default		
	Min	Max	Min	Max			
Value • C	0	1	0	1	0		
Constraints							
Customer Description	When set disable	When set disables read data interleaving across different AXI IDs					
Engineering Description	When set disables read data interleaving across different AXI IDs. This parameter applies to NCAIU with AXI, ACE-Lite and ACE-Lite E ports						

14.9. NCAIU SysCmd Hardware parameters

The following parameters are used to instantiate specific hardware within the CAIU to process sysco/event messages. The following parameters should be visible to Engining team only.

TABLE 14-18: USESYSCOENGINE PARAMETERS FOR NCAIU

Name: useSysCoEngine			Visibility: Engg		
	Architecture	Release	Default		
	Boolean	Boolean			
Value	True, False	True, False	True		
Constraints	Always True for ACE/CHI/AXI with if useSysCoInt is True, set True to	(C) V			
Customer Description					
Engineering Description	Used to instantiate SysCo Engine hardware in the AIU				

TABLE 14-19: USESYSREQSENDER PARAMETERS FOR NCAIU

Name: useSysReqSender			Visibility: Engg		
	Architecture	Release	Default		
	Boolean	Boolean			
Value	True, False	True, False	True		
Constraints	Always True for ACE/CHI AlUs Optional for ACE_Lite + DVM All if useEventOutInt is True set T				
Customer Description					
Engineering Description	Used to instantiate SysReq Sender hardware in the AIU				

TABLE 14-20: USESYSREQRECEIVER PARAMETERS FOR NOAIU

Name: useSysReqReceiver			Visibility: Engg			
	Architecture	Release	Default			
	Boolean	Boolean				
Value	True, False	True, False	True			
Constraints		Aways True for ACE/CHI AIUs if useEventInInt is True, set True to this parameter				
Customer Description						
Engineering Description	Used to instantiate SysReq Receiver hardware in the AIU					

14.10. NCAIU Connectivity parameters

The following parameters are used to specify connectivity information of the NCAIU. The following parameters should be visible to Engining team only.

TABLE 14-21: HEXAIUDCEVEC PARAMETERS FOR NCAIU

Name: hexAiuDceVec					Visibility: Er	ngg	
	Architecture		Release		Default		
	Min	Max	Min	Max			
Value	0	FFFFFFF	0	FFFF	1	-	
Constraints	Every bit in the	Size of the vector is equal to the number of DCEs in the system. Every bit in the vector that is set to one represents a DCE at that NodelD that is connected to the AlU.					
Customer Description							
Engineering Description	Every bit in the	This must be a port in RTL (tACHL) and tie off parameter in SW Every bit in the vector that is set to one specifies that the particular AIU is connected to the associated DCE at that NunitID					

TABLE 14-22: HEXAIUDMIVEC PARAMETERS FOR NCAIU

Name: hexAiuDmiVec					Visibility: Engg		
	Architecture		Release		Default		
	Min	Max	Min	Max			
Value	0	FFFFFFF	9	FFFF	1		
Constraints	Every bit in the	Size of the vector is equal to the number of DMIs in the system. Every bit in the vector that is sectional represents a DMI at that NodelD that is connected to the AIU.					
Customer Description							
Engineering Description	Every bit in the	This must be a port in RTL (tACHL) and tie off parameter in SW Every bit in the vector that is set to one specifies that the particular AIU is connected to the associated DMI anthat NunitID					

TABLE 14-23: HEXAIUDIIVEC PARAMETERS 167 CAIL

Name: hexAiuDiiVec					Visibility: Engg		
	Architecture		Release		Default		
•	Min	Max	Min	Max			
Value	ð	FFFFFFF	0	FFFF	1		
Constraints	Every bit in the	Size of the vector is equal to the number of DIIs in the system. Every bit in the vector that is set to one represents a DII at that NodelD that is connected to the AIU.					
Customer Description							
Engineering Description	This must be a port in RTL (tACHL) and tie off parameter in SW Every bit in the vector that is set to one specifies that the particular AIU is connected to the associated DII at that NunitID						

Name: hexAiuConn	ectedDceFunitId				Visibility: Eng
	Architectu	Architecture		Release	
	Min	Max	Min	Max	
Value	0	FFFFFFF	0	FFFF	1

 Customer Description
 This must be a port in RTL (tACHL) and tie off parameter in SW. List of DCE FuntilDs that are connected to the AIU.

TABLE 14-25: NAIUCONNECTED DCES PARAMETERS FOR NCAIU

Min Max Min Max Value 1 64 1 32 1 Constraints Number of DCEs connected to this each AIU. Customer Description Engineering Description Specifies the number of caching agents (AIUs) that are connected to DCE	Min Max Min Max Value	Min Max Min Max Value	Min Max Min Max Value	Min Max Min Max Value 1 64 1 32 1 Constraints Number of DCEs connected to this each AIU. Customer Description	Constraints Customer Description	Min 1 Number of	Max 64 of DCEs connected	Min 1		Defa
Value 1 64 1 32 1 Constraints Number of DCEs connected to this each AIU. Customer Description Engineering Description Specifies the number of caching agents (AIUs) that are connected to DCE	Value 1 64 1 32 1 Constraints Number of DCEs connected to this each AIU. Customer Description Engineering Description Specifies the number of caching agents (AIUs) that are connected to DCE	Value 1 64 1 32 1 Constraints Number of DCEs connected to this each AIU. Customer Description Engineering Description Specifies the number of caching agents (AIUs) that are connected to DCE	Value 1 64 1 32 1 Constraints Number of DCEs connected to this each AIU. Customer Description Engineering Description Specifies the number of caching agents (AIUs) that are connected to DCE	Value 1 64 1 32 1 Constraints Number of DCEs connected to this each AIU. Customer Description Engineering Description Specifies the number of caching agents (AIUs) that are connected to DCI	Constraints Customer Description	1 Number of	64 f DCEs connected	1		1
Constraints Number of DCEs connected to this each AIU. Customer Description Engineering Description Specifies the number of caching agents (AIUs) that are connected to DCE	Constraints Number of DCEs connected to this each AIU. Customer Description Engineering Description Specifies the number of caching agents (AIUs) that are connected to DCE	Constraints Number of DCEs connected to this each AIU. Customer Description Engineering Description Specifies the number of caching agents (AIUs) that are connected to DCE	Constraints Number of DCEs connected to this each AIU. Customer Description Engineering Description Specifies the number of caching agents (AIUs) that are connected to DCE	Constraints Number of DCEs connected to this each AIU. Customer Description Engineering Description Specifies the number of caching agents (AIUs) that are connected to DCI	Constraints Customer Description	Number of	f DCEs connected		32	1
Customer Description Engineering Description Specifies the number of caching agents (AIUs) that are connected to DCE	Customer Description Engineering Description Specifies the number of caching agents (AIUs) that are connected to DCE	Customer Description Engineering Description Specifies the number of caching agents (AlUs) that are connected to DCE	Customer Description Engineering Description Specifies the number of caching agents (AIUs) that are connected to DCE	Customer Description Engineering Description Specifies the number of caching agents (AIUs) that are connected to DCI	Customer Description			to this each AIU.	~	
Engineering Description Specifies the number of caching agents (AIUs) that are connected to DCE	Engineering Description Specifies the number of caching agents (AIUs) that are connected to DCE	Engineering Description Specifies the number of caching agents (AIUs) that are connected to DCE	Engineering Description Specifies the number of caching agents (AlUs) that are connected to DCE	Engineering Description Specifies the number of caching agents (AIUs) that are connected to DCI		n Specifies t				
COLLIN	COULT	COLLIN	COULT	COLLIA	Engineering Description	n Specifies t				
w Couling	is Company Confile	ceries company confile	connoany confine contine	ceris confile			the number of cach	ning agents (AIUs)	that are connecte	ed to DCE
< O'	;(S)	reis	xeris .	eris		mp	any)		
Ke,										

15. CCP User Settable Parameters

The CCP is a configurable Cache IP block. It is commonly used for all the IPs which requires Cache access. Currently it is being used by Proxy Cache in IO-AIU, and SMC in DMI

TABLE 15-1: NSETS PARAMETERS OF CCP

Name: nSets			Visibitity: User		
	Architecture	Release	Default		
	Valid Values	Boolean	0		
Value	16', '32', '64', '128', '256', '512', '1024', '2048', '4096', '8192		16		
Constraints	The number of sets per data bank must be greater than the number of data banks. The number of sets per tag bank must be greater than the number of tag banks. Expect log2(nSets) bits for primary selection bits. Must be multiple of nNativeInterfacePorts for both min and max ranges and actual value.				
Customer Description	Specify the number of sets/entries	in the Cache.			
Engineering Description		9/1			

TABLE 15-2: NWAYS PARAMETER OF CCP

			•	•	
Name: nWays			1		Visibitity: User
	Architectu	ıre	Release		Default
	Min	Max	min	max	
Value	2	16			2
Constraints		. 1			
Customer Description	Specify the	e number of sets/e	entries in the Cache.		
Engineering Description		-411			

TABLE 15-3: USESCRATCHPAD PARAMETER OF CCP

Name: useScratchPad			Visibitity: User
_ (Architecture	Release	Default
	Boolean	Boolean	
Value	True, False		FALSE
Constraints C			
Customer Description	Enable Scratchpad. The visibility	will be overridden based on block ty	oe.
Engineering Description			

TABLE 15-4: PRISUBDIAGADDRBITS PARAMETERS

Name: PriSubDiagAddrBits			Visibitity: User
	Architecture	Release	Default
	Array of strings	Array of strings	
Value			
Constraints	The bits must be address bits between boundary address bit. For 64Bcac	log2 (nSets/nNativeInterfacePorts). veen Max address width minus 1 an he line it is 6.They cannot include ac and address bits used in aPrimaryA	d cacheline ddress bits used
Customer Description	Specify address bits to be used as	s primary set select bits.	
Engineering Description			$\left(\mathcal{O}\right)$

TABLE 15-5: TAGBANK SELBITS PARAMETERS

Name: TagBankSelBits			~ ~.	Visibitity: User
	Architecture	Release	1	Default
	Array of strings	Array of strings	7,	
Value		. (
Constraints		CIO		
Customer Description	The tag bank select bit value The tag bank selecion bit mu The number of tag bank bits	ust be one of the primary se		S.
Engineering Description				

TABLE 15-6: DATABANK SELBITS PARAMETERS

Name: DataBankSelBits			Visibitity: User		
	Architecture	Release	Default		
	Array of strings	Array of strings			
Value					
Constraints	The data bank select bit values must be unique. The data bank bits must be one of the primary set selection bits. The number of data bank bits must be log2(nDataBanks) bits.				
Customer Description	Specify data bank select b bits.	it. This bit must be one of the bits	from the primary select		
Engineering Description					

16. Legato User Settable Parameters

Async adapter and dw_adapter are automatically inserted. Async adpaters are inserted between different clock domains, and dw_adpaters are inserted if there is mismatch between input and output of the link.

Data width inside of the network would be configured using portDataWidth of the sym_switch and sym_buf_switch. Network parameter is not being supported at NCore 3.2

Some of the derived/fixed parameters have been described in this section (because many of the engineers are reading only user settable part) but they may be moved to a separate "derived/fixed chapter in a later version of the specification

16.1. sym_switch/sym_buf_switch

The sym_buf_switch supports configurable buffers at the ingress port of the switches

TABLE 16-1: SYM_BUF_SWITCH AND SYM_SWITCH PARAMETER: PORTDATAWIDTH

Name: portDataWidth		1	Visibility: User
	Architecture	Release	Default
	Valid values	Valid Values	
Value	64, 128, 256		
Constraints			
Customer Description	Data width of all ports of the switc	h	
Engineering Description	Applied to sym_switch and syn_b	uf_switch	

TABLE 16-2: SYM_BUF_SWITCH PARAMETER: INPUTBUTERDEPTH

Name: inputBufferDepth	\sim)	Visibility: User
	Architecture	Release	Default
Value	[0, 2, 4, 8, 12, 16, 24, 3	2]	2
Constraints			
Customer Description	Buffer depth is buffer de	epth at input port (Layer 0)	
•	If we configure inputBut	fferDepth 0, sym_switch is configur	ed.
Engineering Description	NCore 3.2 supports onl	y Buffer Layer 0 buffers.	




FIGURE 16-1: SYM_BUF_SWITCH IN CDTI, WITH ONLY ONE VC

16.2. sym_async_adapter

Clock adapers require the specification of two different FIFO depths:

- The depth of the synchronizers used for signals that cross domains for metastability reasons.
- The depth of the circular FIFO used to transfer data from one side to the other and the depth affects functional throughput.

The synchronizer depth is configurable to supporting a circular FIFO (added from NCore 3.2)

- A new system parameter called syncDepth is added to configure synchronizer depth of sym_async_adapter. This new parameter will be used to set the depth of the synchronizers
- Circular FIFO depth = Math.ceil(2*(syncDepth+1.5)).
- NCore 3.2 supports syncDepth values of 2, 3, and 4 only

16.3. chi_async_adapter

sym_async_adapter is for SMI interface, and chi_async_adapter is to support cHI interface. It has a slave CHI interface and a master CHI interface, each interface has its own check Pepth of the circular FIFO are calculated according to the number credit if the CHI interface. No user sectable parameters.

16.4. sym_rate_adapter

Ncore 3.2 does not support rate adapters

16.5. dw_adapter

No user settable parameter. Buffer depth is calculated inside of the block

If **pipeforward** and **pipeBackward** are set true, the depth parameters **dfDepth** and **hfDepth** must be set to at least 2, otherwise bubbles with the inserted into the data stream.

16.6. sym_prpe_adapter

Table 16-3: sym_p) e_adapter parameter: depth

Name: depth			Visibility: User		
. () ,	Architecture	Release	Default		
Value	[0,1,2,3]	[1,2]	2		
Constraints					
Customer Description	Fifo depth inside of the sym_pipe_adapter				
Engineering Description	Depth 1 is expected for CSF performance.	R network – mostly the network wi	nich doesn't require		

17. Derived/Fixed Socket Parameters

17.1. AXI_Interface

TABLE 17-1: AXI_INTERFACE FIXED PARAMETERS

Parameter Name	Type		Default	Min	Max	Enum	Description
wResp	Integer	Fixed	2	2	4		(C)
wWUser	Integer	Fixed	0	0	16	Not being used	
wBUser	Integer	Fixed	0	0	200		
wRUser	Integer	Fixed	0	0	200	Not being used	
wLen	Integer	Fixed	8	8	8	X	
wSize	Integer	Fixed	3	3	4	Only 3. Because we are not supporting 512.	
wLock	Integer	Fixed	1	0	1 (Always 1	
wQos	Integer	Fixed	0	0	4	['0', '4']	
wRegion	Integer	Fixed	0	0	4	Fixed as 0	
wProt	Integer	Fixed	3	•		Fixed as 3	

17.2. APB_Interface

TABLE 17-2: APB_INTERFACE FIXED PARAMETERS

Parameter Name	Type		Default	Min	Max	Enum	Description
wAddr	Integer	Fixed	12	12	64		
wData	Integer	Fixed	32	8	64	['8', '16', '32', '64']	
wProt	Integer	Fixed	0	0	3	['0', '3']	
wStrb	Integer	Fixed	0	0	4	['0', '1', '2', '4']	
wPSIverr	Integer	Fixed	0	0	1		

17.3. ACE_Interface

TABLE 17-3: ACE_INTERFACE USER SETTABLE PARAMETERS

Parameter Name	Туре		Default	Min	Max	Description/Derivation
eUnique	Integer	Eng. Param.	1	0	1	
wCdData	Integer	Fixed	0			
wSnoop	Integer	Eng. Param.	3	3	3	
eAc	Integer	Fixed	1	1	1	
wResp	Integer	Fixed	4	2	4	, (0)
eDomain	Integer	Fixed	1	1	1	
useQos	Boolean	Derived				useQoS; system parameter
wQos	Integer	Derived				wQos = (useQos) ? 4 : 0;

17.4. ACELITE_E_Interface

TABLE 17-4: ACELITEE_INTERFACE DERIVED PARAMETERS

Parameter Name	Туре		Default	Min	Max	Description/Derivation
wLoop	Integer	Fixed	0	0		
eTrace	Integer	Fixed	1	1 C	1	MAES-3605, changed from 0 to 1 to support Trace signal at NCore 3.2.
eUnique	Integer	Fixed	0		0	
wCdData	Integer	Fixed	0			
wSnoop	Integer	Derived	3	3	4	wSnoop = eStash == 1 ? 4 : 3;
eStash	Integer	Fixed	1	1	1	
eAtomic	Integer	Fixed	J ì	1	1	
eDomain	Integer	Fixed	1	1	1	

17.5. ACELITE_Interface Table 17-5: ACELITE_INTERFACE DERIVED PARAMETERS

Parameter Name	Туре		Default	Min	Max	Description/Derivation
wLoop	wLoop	Fixed	0	0	0	
eTrace	eTrace	Fixed	0	0	0	
eUnique	eUnique	Fixed	0	0	0	
wCdData	wCdDat a	Fixed	0			
wSnoop	wSnoop	Fixed	3	3	3	
eStash	eStash	Fixed	0	0	0	
eAtomic	eAtomic	Fixed	0	0	0	
eDomain	eDomain	Fixed	1	1	1	

17.6. CHI_A_Interface

TABLE 17-6: CHI	Α	INTERFACE DERIVED PARAMETERS

Parameter Name	Type		Default	Min/ Max	Description/Derivation
SrcID	Integer	Derived	7	7	SrcID = NodeID_Width;
TgtID	Integer	Derived	7	7	TgtID = NodeID_Width;
TxnID	Integer	Fixed	8	8	
REQ_Opcode	Integer	Fixed	5	5	
RSP_Opcode	Integer	Fixed	4	4	
SNP_Opcode	Integer	Fixed	4	4	(C_i)
DAT_Opcode	Integer	Fixed	3	3	,
Size	Integer	Fixed	3	3	
wAddr	Integer	Fixed	44	44	Width of physical address
NS	Integer	Fixed	1	1	X
LikelyShared	Integer	Fixed	1	1	
AllowRetry	Integer	Fixed	1	1	
Order	Integer	Fixed	2	2	10
PCrdType	Integer	Fixed	2	2	<i>*</i> : ()
MemAttr	Integer	Fixed	4	4	X
SnpAttr	Integer	Fixed	2	2	
LPID	Integer	Fixed	3	3	
Excl	Integer	Fixed	1	1	
ExCompAck	Integer	Fixed	1		
TraceTag	Integer	Fixed	1	1	
DAT_RSVDC	Integer	Fixed	0	16	Permitted RSVDC bus widths RSVDC = {0, 4, 8, 12, 16}
RespErr	Integer	Fixed	2	2	
Resp	Integer	Fixed	3	3	
FwdState	Integer	Fixed	3	3	
DBID	Integer	Fixed	8	8	
CCID	Integer	Fixed	2	2	
DataID	Integer	Fixed	2	2	
BE	Integer	Derived	8	8/64	BE = wData/8 wData = {64, 128, 256, 512}
wQos •	Integer	Fixed	4	4	
wReqflit	Integer	Derived	65	94	wReqflit = wQos + TgtID + SrcID + TxnID + Opcode + Size + wAddr + NS + LikelyShared + AllowRetry + Orde + PCrdType + MemAttr + SnpAttr + LPID + Excl + ExCompAck + REQ_RSVDC;
wRspflit	Integer	Derived	45	45	wRspflit = wQos + TgtlD + SrclD + TxnlD + Opcode + RespErr + Resp + DBID + PCrdType;
wSnpflit	Integer	Derived	65	65	wSnpflit = wQos + SrcID + TxnID + Opcode + wAddr + NS - 3;

Name	Type		Default	Min/ Max	Description/Derivation	
wDatflit	Integer	Derived	190	190	wDatflit = wQos + TgtID + SrcID + TxnID + Opcode + RespErr + Resp + DBID + CCID + DataID + DAT_RSVDC + BE + wData;	$\langle \gamma \rangle$
					$^{\prime}$ $_{\circ}$ $_{\circ}$)
					ontial	
					e de	
					U_{I} .	
				\ \C		
		~Q	ani	ا ر		
	Ç	100	ani	\ \ 		
:,	က်	,nQ	ani	\ \ 		
o'i's	, ,	,nQ	917	\C		
eic	တ်	,ng	ani			
eile	<u>က</u> ်	,n	ani	S	wDatflit = wQos + TgtlD + SrclD + TxnlD + Opcode + RespErr + Resp + DBID + CCID+ DatalD + DAT_RSVDC + BE + wData;	

17.7. CHI_B_Interface

TABLE 17-8: CHI_B_INTERFACE DERIVED PARAMETERS

Parameter Name	Type		Default	Min/ Max	Description/Derivation
SrcID	Integer	Derived	7	7/11	SrcID = NodeID_Width;
TgtID	Integer	Derived	7	7/11	TgtID = NodeID_Width;
TxnID	Integer	Fixed	8	8	
ReturnNID	Integer	Derived	7	7/11	ReturnNID = NodeID_Width;
StashNIDValid	Integer	Fixed	1	1	
ReturnTxnID	Integer	Fixed	8	8	((,)
REQ_Opcode	Integer	Fixed	6	6	. •
RSP_Opcode	Integer	Fixed	4	4	
SNP_Opcode	Integer	Fixed	5	5	• . ' ()
DAT_Opcode	Integer	Fixed	3	3	X
Size	Integer	Fixed	3	3	7
wAddr	Integer	Fixed	44	44/52	Physical address width wAddr = (44, 48, 52)
NS	Integer	Fixed	1	1	
LikelyShared	Integer	Fixed	1	1	CO
AllowRetry	Integer	Fixed	1	1	
Order	Integer	Fixed	2	2	
PCrdType	Integer	Fixed	4	4_ (
MemAttr	Integer	Fixed	4	4	-
SnpAttr	Integer	Fixed	1	1	
LPID	Integer	Fixed	5	5	
Excl	Integer	Fixed	1		
ExCompAck	Integer	Fixed		1	
TraceTag	Integer	Fixed	O	1	
DAT_RSVDC	Integer	Fixed	0	0/32	Permitted RSVDC bus widths RSVDC = {0, 4, 8, 12, 16, 24, 32}
RespErr	Integer	Fixed	2	2	
Resp	Integer	Fixed	3	3	
FwdState	Integer	Fixed	3	3	
DBID	Integer	Fixed	8	8	
FwdNID C	Integer	Derived	1	1	FwdNID = NodeID_Width;
FwdTxnlD	Integer	Fixed	8	8	
DoNotGoToSD	Integer	Fixed	1	1	

Parameter Name	Type		Default	Min/ Max	Description/Derivation
RetToSrc	Integer	Fixed	1	1	
Homenode_ID	Integer	Derived	7	7	Homenode_ID = NodeID_Width;
CCID	Integer	Fixed	2	2	
DataID	Integer	Fixed	2	2	
BE	Integer	Derived	8	64	BE = wData/8; wData = { 64, 128, 256}
wQos	Integer	Fixed	4	4	(C)
wPoison	Integer	Derived	2	4	wPoison = enPoison ? (wData/64) : 0;
wReqflit	Integer	Derived	95	95	wReqflit = wQos + TgtlD + Set0 + TxnlD + ReturnNID + StashMIDValid + ReturnTxnlD + Stocode + Size + wAddr + NS + LikelyShared + AllowRetry + Order + PCrdType + MeymAtth + SnpAttr + LPID + Excl External + External + Excl
wRspflit	Integer	Derived	34	34	wRspfiit = wGos + TgtID + SrcID + TxnID ; Opcode + RespErr + Resp + FwdState + DBID + PCrdType + TraceTag;
wDatflit	Integer	Derived	125	125	wDatflit = wQos + TgtID + SrcID + TxnID + Homenode_ID + Opcode + RespErr + Resp + FwdState + DBID + CCID + DataID + TraceTag + DAT_RSVDC + BE + wPoison + wData;
wSnpflit	Integer	Derived	70	X 0	wSnpflit = wQos + SrcID + TxnID + FwdNID + FwdTxnID + Opcode + wAddr + NS + DoNotGoToSD + RetToSrc + TraceTag - 3;
		•			
•. 6	ı				
	'				
V					

18. Derived/Fixed Concerto Parameters

18.1. ConcertoC SMI Param

_		_		_
TARIF	18_1.	CONCEDTO	CSMIPADAM	PADAMETERS

Parameter Name	Туре		Default	Min/ Max	Description/Derivation
wTargetId	Integer	Derived			wTargetId = wFUnitId + wFPortId;
wInitiatorId	Integer	Derived			wInitiatorId = wFUnitId + wFPortId;
wMsgld	Integer	Derived			wMsgld = wMessageld;
wAddr	Integer	Derived	0		Derived by mapper code max. of wAddr of all the sockets
wMPF1	Integer	Derived			wMPF1 = max({1+wFUpitid, wMaxChiNodeld, wArd (, wAxIFIdSet, wTargetld, w7) vIDExt, wFlowld, wInitiatorld, wflood () };
wMPF2	Integer	Derived			wMPF2 = max ({(1,wLPld), (1+wFlowId), wDvmSnpUnqld, wMsgld});
wMPF3	Integer	Derived			wMPF3 = maxP{wFUnitId, wDvmSnpPartId, wFlowId});
wDld	Integer	Derived			wDld wFUnitld
nBEPerDW	Integer	Fixed	8		O
wBEPerDW	Integer	Fixed	8		J
wProtPerDW	Integer	Derived		0/8	<pre>wProtPerDW = 0; if (ResilienceEnable) {if TIResiliencyProtectionType == SECDED) { wProtPerDW = 8; } if (TIResiliencyProtectionType == PARITY) { wProtPerDW = 1; } }</pre>
wAuxPerDW	Integer	Fixed	Ŏ	0/32	
wDPPerBeat	Integer				Possibly not being used
wDataBitsPerDW	Integer	Fixed	64	64	
wDBadPerDW	Integer	Fixed	1	1	
wDPPerDW	Integer	Derived			wDPPerDW = wDataBitsPerDW + wBEPerDW + wDBadPerDW + wDWId + wProtPerDW + wAuxPerDW;
nSmiVC	Integer	Fixed	1	1	
wSmiTid	Integer	Derived			wSmiTid = wTargetId;
wSmi S rd	Integer	Derived			wSmiSid = wInitaitorId;
wSmiType	Integer	Derived			wSmiType = wCMType;
wSmiMsgld	Integer	Derived			wSmiMsgld = wMsgld;
wSmiUser	Integer	Derived			wSmiUser = wHProt;

SmiTier Integer Derived WSmiTier = wTTier; SmiQos Integer Derived WSmiQos = wQL; SmiPri Integer Derived WSmiPri = wPriority; SmiNDPLen Integer Fixed 8 8 8 SmiNDP Integer Will be derived This will be defined at port level. SmiErr Integer Fixed 1 1 1 SmiRoute Integer Fixed 0 0 0 SmiClass Integer Fixed 0 0 0 SmiSeqnum Integer Fixed 0 0 0 SmiAddr Integer Fixed 0 0 0 SmiNolid Integer Fixed 0 0 0 SmiNolid Integer Fixed 0 0 0 SmiNolid Integer Fixed 0 0 0 SmiDPtot Integer Fixed 0 0 0 SmiDPtot Integer Fixed 1 1 1 SmiDPvc Integer Fixed 1 1 1 SmiDPdata Integer Fixed 1 1 1 SmiDPdata Integer Fixed 1 1 1 SmiDPdata Integer Fixed 0 0 0 SmiDPdata Integer Fixed 1 1 1 SmiDPbe Integer Fixed 0 0 0 SmiDPtot Integer Fixed 1 1 1 SmiDPbe Integer Fixed 0 0 0 SmiDPtot Integer Fixed 1 1 1 SmiDPbe Integer Fixed 0 0 0 SmiDPdata Integer Fixed 0 0 0	Parameter Name	Туре		Default	Min/ Max	Description/Derivation
SmiQos Integer Derived WSmiQos = wQL; SmiPri Integer Derived WSmiPri = wPriority; SmiNDPLen Integer Fixed 8 8 8 SmiNDP Integer Will be derived Integer Fixed 1 1 1 SmiRoute Integer Fixed 0 0 0 SmiSeqnum Integer Fixed 0 0 0 SmiSeqnum Integer Fixed 0 0 0 SmiNDP Integer Fixed 0 0 0 SmiNONId Integer Fixed 0 0 0 SmiNVNId Integer Fixed 0 0 0 SmiDPot Integer Fixed 0 0 0 SmiDPot Integer Fixed 1 1 1 SmiDPdata Integer Fixed 1 1 1 SmiDPdata Integer Fixed 1 1 1 SmiDPdata Integer Fixed 1 1 1 SmiDPbe Integer Fixed 0 0 0 SmiDPot Integer Fixed 1 1 1 SmiDPdata Integer Fixed 1 1 1 SmiDPdata Integer Fixed 0 0 0 SmiDPot Integer Fixed 1 1 1 SmiDPdata Integer Fixed 1 0 0 SmiDPot Integer Fixed 0 0 0	vSmiSteer	Integer	Derived			wSmiSteer = wSteering;
SmiPri Integer Derived WsmiPri = wPriority; SmiNDPLen Integer Fixed 8 8 8 SmiNDP Integer Will be derived Integer Fixed 1 1 SmiRoute Integer Fixed 0 0 0 SmiSequum Integer Fixed 0 0 0 SmiSequm Integer Fixed 0 0 0 SmiNDPLen Integer Fixed 0 0 0 SmiDPLEN Integer Fixed 1 1 1 SmiDPLEN Integer Fixed 0 0 0 SmiDPLEN Integer Fixed 1 0 0 SmiDPLEN Integer Fixed 0 0 0 SmiD	vSmiTier	Integer	Derived			wSmiTier = wTTier;
SmiNDPLen Integer Fixed 8 8 8 SmiNDP Integer Will be derived	/SmiQos	Integer	Derived			wSmiQos = wQL;
SmilNDP Integer Will be derived SmilErr Integer Fixed 1 1 1 SmilRoute Integer Fixed 0 0 0 SmilSequum Integer Fixed 0 0 0 SmilSequum Integer Fixed 0 0 0 SmilSequum Integer Fixed 0 0 0 SmilLen Integer Fixed 0 0 0 SmilLen Integer Fixed 0 0 0 SmilNVINI Integer Fixed 0 0 0 SmilNVINI Integer Fixed 0 0 0 SmilDPot Integer Fixed 0 0 0 SmilDPuc Integer Fixed 1 1 1 SmilDPdata Integer Fixed 1 1 1 SmilDPdata Integer Fixed 1 1 1 SmilDPdata Integer Fixed 0 0 0 SmilDPuser Integer Fixed 0 0 0 SmilDPuser Integer Fixed 1 0 0 SmilDPuser Integer Fixed 0 0 0	vSmiPri	Integer	Derived			wSmiPri = wPriority;
SmiErr Integer Fixed 1 1 1 SmiRoute Integer Fixed 0 0 0 SmiClass Integer Fixed 0 0 0 SmiSeqnum Integer Fixed 0 0 0 SmiAddr Integer Fixed 0 0 0 SmiNAddr Integer Fixed 0 0 0 SmiNAddr Integer Fixed 0 0 0 SmiNNId Integer Fixed 0 0 0 SmiNNId Integer Fixed 0 0 0 SmiDPtot Integer Fixed 0 0 0 SmiDPtot Integer Fixed 1 1 1 SmiDPdata Integer Fixed 1 1 1 SmiDPdata Integer Fixed 1 1 1 SmiDPdata Integer Fixed 1 1 1 SmiDPbe Integer Fixed 0 0 0 SmiDPberr Integer Fixed 0 0 0 SmiDPdummy Integer Fixed 0 0 0	SmiNDPLen	Integer	Fixed	8	8	
SmiRoute Integer Fixed 0 0 0 SmiSeqnum Integer Fixed 0 0 0 SmiSeqnum Integer Fixed 0 0 0 SmiLen Integer Fixed 0 0 0 SmiLen Integer Fixed 0 0 0 SmiVNid Integer Fixed 0 0 0 SmiProt Integer Fixed 0 0 0 SmiTxnHdr Integer Fixed 0 0 0 SmiDPvc Integer Fixed 1 1 1 SmiDPdata Integer Fixed 1 1 1 SmiDPdata Integer Fixed 1 1 1 SmiDPbe Integer Fixed 0 0 0 SmiDPberr Integer Fixed 0 0 0 SmiDPberry Integer Fixed 0 0 0 SmiDPberry Integer Fixed 0 0 0 SmiDPdummy Integer Fixed 0 0 0	vSmiNDP	Integer				This will be defined at port level.
SmiClass Integer Fixed 0 0 0 SmiSeqnum Integer Fixed 0 0 0 SmiSeqnum Integer Fixed 0 0 0 SmiLen Integer Fixed 0 0 0 SmiLen Integer Fixed 0 0 0 SmiVNid Integer Fixed 0 0 0 SmiProt Integer Fixed 0 0 0 SmiTxnHdr Integer Fixed 0 0 0 SmiDPvc Integer Fixed 1 1 1 SmiDPdata Integer Fixed 1 1 1 SmiDPdata Integer Fixed 1 1 1 SmiDPbe Integer Fixed 0 0 0 SmiDPberr Integer Fixed 0 0 0 SmiDPberr Integer Fixed 0 0 0 SmiDPberry Integer Fixed 0 0 0 SmiDPberry Integer Fixed 0 0 0 SmiDPberry Integer Fixed 0 0 0 SmiDPdummy Integer Fixed 0 0 0	vSmiErr	Integer	Fixed	1	1	1
SmiSeqnum Integer Fixed 0 0 0 SmiAddr Integer Fixed 0 0 0 SmiLen Integer Fixed 0 0 0 SmiVNid Integer Fixed 0 0 0 SmiProt Integer Fixed 0 0 0 SmiDPvc Integer Fixed 1 1 1 SmiDPdata Integer Fixed 1 1 1 SmiDPdata Integer Fixed 1 1 1 SmiDPbe Integer Fixed 0 0 0 SmiDPberr Integer Fixed 0 0 0 SmiDPberr Integer Fixed 0 0 0 SmiDPdata 0 0 0 SmiDPdata 0 0 0 SmiDPdata 0 0 0 SmiDPdata 0 0 0 0 SmiDPdata 0 0 0 0 0 SmiDPdata 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	/SmiRoute	Integer	Fixed	0	0	
SmiAddr Integer Fixed 0 0 0 SmiLen Integer Fixed 0 0 0 SmiVNid Integer Fixed 0 0 0 SmiProt Integer Fixed 0 0 0 SmiDrot Integer Fixed 0 0 0 SmiDPvc Integer Fixed 1 1 1 SmiDPdata Integer Fixed 1 1 1 SmiDPdata Integer Fixed 1 1 1 SmiDPbe Integer Fixed 0 0 0 SmiDPorr Integer Fixed 0 0 0 SmiDPorry Integer Fixed 0 0 0 SmiDPorry Integer Fixed 0 0 0 SmiDPodummy Integer Fixed 0 0 0	SmiClass	Integer	Fixed	0	0	
SmilLen Integer Fixed 0 0 0 SmiVNid Integer Fixed 0 0 0 SmiProt Integer Fixed 0 0 0 SmiDrot Integer Fixed 0 0 0 SmiDrot Integer Fixed 1 1 1 SmiDPdata Integer Fixed 1 1 1 SmiDPdata Integer Fixed 1 1 1 SmiDPbata Integer Fixed 0 0 0 SmiDPdata Intege	/SmiSeqnum	Integer	Fixed	0	0	X
SmiVNid Integer Fixed 0 0 0 SmiProt Integer Fixed 0 0 0 SmiTxnHdr Integer Fixed 0 0 0 SmiDPvc Integer Fixed 1 1 1 SmiDPlast Integer Fixed 1 1 1 SmiDPdata Integer Fixed 1 1 1 SmiDPbata Integer Fixed 0 0 0 SmiDPbata In	vSmiAddr	Integer	Fixed	0	0	
SmiProt Integer Fixed 0 0 0 SmiDPvc Integer Fixed 1 1 1 SmiDPlast Integer Fixed 1 1 1 SmiDPdata Integer Fixed 1 1 1 SmiDPuser Integer Fixed 0 0 0 SmiDPbe Integer Fixed 0 0 0 SmiDPbe Integer Fixed 0 0 0 SmiDPid Integer Fixed 0 0 0	/SmiLen	Integer	Fixed	0	0	
SmiTxnHdr Integer Fixed 0 0 0 SmiDPvc Integer Fixed 1 1 1 SmiDPlast Integer Fixed 1 1 1 SmiDPdata Integer Derived 128 or SmiDPdata: ncore3 uses 256 max. 512 is not verified SmiDPbe Integer Fixed 0 0 0 SmiDPbe Integer Fixed 0 0 0 SmiDProrr Integer Fixed 0 0 0 SmiDProrr Integer Fixed 0 0 0 SmiDProsp Integer Fixed 0 0 0 SmiDProsp Integer Fixed 0 0 0 SmiDPdata: ncore3 uses 256 max. 512 is not verified	/SmiVNid	Integer	Fixed	0	0	X
SmiDPvc Integer Fixed 1 1 1 SmiDPdata Integer Derived 1 1 1 SmiDPdata Integer Derived 1 1 1 SmiDPuser Integer Fixed 0 0 0 SmiDPbe Integer Fixed 0 0 0 SmiDPbe Integer Fixed 0 0 0 SmiDPorr Integer Fixed 0 0 0	SmiProt	Integer	Fixed	0	0	
SmiDPlast Integer Fixed 1 1 1 SmiDPdata Integer Derived	SmiTxnHdr	Integer	Fixed	0	0	X
SmiDPdata Integer Derived 128 or 256 wsmiDPdata: ncore3 uses 256 max. 512 is not verified SmiDPuser Integer Fixed 0 0 0 SmiDPbe Integer Fixed 0 0 0 SmiDPid Integer Fixed 0 0 SmiDPid Integer Fixed 0 0 SmiDPerr Integer Fixed 0 0 SmiDPerr Integer Fixed 0 0 SmiDPersp Integer Fixed 0 0 SmiDPdata: ncore3 uses 256 max. 512 is not verified	SmiDPvc	Integer	Fixed	1	1	
or vSmiDPdata: ncore3 uses 256 max. 512 is not verified SmiDPuser Integer Fixed 0 0 0 SmiDPbe Integer Fixed 0 0 0 SmiDPid Integer Fixed 0 0 0 SmiDPerr Integer Fixed 0 0 0 SmiDPerr Integer Fixed 0 0 0 SmiDPersp Integer Fixed 0 0 0 SmiDPdata: ncore3 uses 256 max. 512 is not verified	SmiDPlast	Integer	Fixed	1	1	
SmiDPuser Integer Fixed 0 0 0 SmiDPbe Integer Fixed 0 0 0 SmiDPid Integer Fixed 0 0 SmiDPid Integer Fixed 0 0 SmiDPerr Integer Fixed 0 0 SmiDPersp Integer Fixed 0 0 SmiDPdummy Integer Fixed 0 SmiDPdummy Integer	vSmiDPdata	Integer	Derived		or	SmiDPdata: ncore3 uses 256 max. 512 is not
SmiDPid Integer Fixed 0 0 SmiDPerr Integer Fixed 0 0 0 SmiDPresp Integer Fixed 0 0 0 SmiDPdummy Integer Fixed 0 0 0 0 SmiDPdummy Integer Fixed 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	vSmiDPuser	Integer	Fixed	0 4		
SmiDPerr Integer Fixed 0 0 0 SmiDPresp Integer Fixed 0 SmiDPdummy Integer Fixed 0	SmiDPbe	Integer	Fixed	0	0	
SmiDPresp Integer Fixed 0 SmiDPdummy Integer Fixed 0	SmiDPid	Integer	Fixed		0	
SmiDPdummy Integer Fled 0 0	SmiDPerr	Integer	Fixed _	00	0	
	SmiDPresp	Integer	Fixed		0	
eiis	SmiDPdummy	Integer	Fixed	6	0	
reis	<u> </u>	C			1	1
reis			-			
reiis	_					
i e i i i i i i i i i i i i i i i i i i						
ve,	(),					
	0					
	XV					
	•					

18.2. ConcertoC Param

TADIE	10_2.	CONCERT	OCDADAM	PARAMETERS

Parameter Name	Туре	Origin	Default	Min/ Max	Description/Derivation
wCacheLine	Integer	Fixed			Cache line width in byte 64B Cacye Line
wDWld	Integer	Fixed			Number of Bits Identifing a DW Within a CG
wDBad	Integer	Fixed	1		Width of the signal Dbad in bits. When set, it indicates that a data DW is corrupted (i.e. and therefore must not be consumed in a computation
wSysReqOp	Integer	Fixed	4		. 0
wValid	Integer	Fixed	1		
wReady	Integer	Fixed	1		• •
wLast	Integer	Fixed	1		~ ~ ~
wStashFUnitId	Integer				wStashFUnitId = wFHnitId
wStashNld	Integer				wStashNld = wStashFUnitId;
HProtEnable	Boolean	Fixed	False		HProt is being defined?
TTierEnable	Boolean	Fixed	False		Not used in Noore 3.2
QLEnable	Boolean	Fixed	False		Not used in Noore 3.2
SteeringEnable	Boolean	Fixed	False		Not used in Ncore 3.2
PriorityEnable	Boolean	Fixed	True		
wTargetId	Integer	Derived		(wTargetId = wFUnitId + wFPortId; (from Common)
wInitiatorId	Integer	Derived	1	V	wInitiatorId = wFUnitId + wFPortId; (from Common)
wCMType	Integer	Fixed	8	8/8	
wMessageld	Integer	Derived		,	wMessageId = max({log2MaxAiuCredits, log2MaxDoeCredits, log2MaxDmiCredits, log2MaxDiiCredits});
wHProt	Integer	Davive	0	0/12	<pre>if (! ResilienceEnable) { wHProt = Integer(0); } else { if (TIResilienceProtectionType == NONE) { wHProt = 0; } else if (TIResilienceProtectionType == PARITY) { wHProt = 1; } else { auto temp = wTargetId + wInitiatorId</pre>
wTTier	Integer	Fixed	0	0/4	}
wSteering	Integer	Fixed	0	0/4	

TABLE 18-4: CONCERTOCPARAM PARAMETERS

Parameter Name	Туре	Origin	Default	Min/ Max	Description/Derivation
wPriority	Integer	Derived		0/4	wPriority = useQos ? 3 : 0
wQL	Integer	Fixed	0	0/4	
wCMHeader	Integer	Derived			wCMHeader = wTargetId + wCMType + wI + wTTier + wSter
wCMStatus	Integer	Fixed	8	8	
wVZ	Integer	Fixed	1	1	
wCA	Integer	Fixed	1	1	
wAC	Integer	Fixed	1	1	
	Interna	Electrical Control		4	•

Name				Max	
wPriority	Integer	Derived		0/4	wPriority = useQos ? 3 : 0;
wQL	Integer	Fixed	0	0/4	
wCMHeader	Integer	Derived			wCMHeader = wTargetId + wInitiatorId
					+ wCMType + wMessageId + wHProt
CMCtatus	Intono	Fixed	0	0	+ wTTier + wSteering + wPriority + wQt
wCMStatus	Integer	Fixed	8	8	
wVZ wCA	Integer	Fixed	1	1	(C)
-	Integer	Fixed	1	1	
wAC	Integer	Fixed		1	. ~
wCH	Integer	Fixed	1	1	
wST	Integer	Fixed	1	1	~~~
wEN	Integer	Fixed	1	1	
wES	Integer	Fixed	1	1	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
wNS	Integer	Fixed	1	1	
wPR	Integer	Fixed	1	1	
wOR	Integer	Fixed	2	2	
wLK	Integer	Fixed	2	2	,
wRL	Integer	Fixed	2	F)
wTM	Integer	Fixed	1		
wUP	Integer	Fixed	2	2	
wPrimary	Integer	Fixed	1	1	
wMW	Integer	Fixed	1	1	
wEO	Integer	Fixed			
wSize	Integer	Fixed	3	3/4	
wIntfSize	Integer	Fixed	2	2/3	
wTOF	Integer	Fixed	3	1/3	
wQoS	Integer	Derived	4	0 or 4	wQos = useQos ? 4 : 0;
wTNType	Integer	Fixed	8	8	
wAddr _	Integer	Derived			From NC_ConcertoCSMIParams.json
wMPF(Integer	Derived		8/12	From NC_ConcertoCSMIParams.json
wMRF2	Integer	Derived		6/12	From NC_ConcertoCSMIParams.json
WMPF8	Integer	Derived		5/12	From NC_ConcertoCSMIParams.json
wbld	Integer	Derived			From NC_ConcertoCSMIParams.json
wRBID	Integer	Derived			From NC_ConcertoCSMIParams.json ??
wRType	Integer	Fixed	1	1	
wNdpAux	Integer	Derived		0/16	Derivation is in mapping code = max {ArUser, AwUser}

Parameter Name	Туре	Origin	Default	Min/ Max	Description/Derivation
wNdpProt	Integer				Is it being used?
wRMessageId	Integer			0/12	wRMessageId = wMessageId;
wTNMsg	Integer			0/16	
ECMType	Integer				Is it being used? If there is no default vaule, Maestro is set it as 0
wArgV	Integer		6	3/8	MAES-3383. Default is changed from 3 to 6.
wFlowId	Integer	Derived	5	5/10	Derivation is in mapping code: max {Arld, Awld}
wLPId	Integer		0	0/5	Derivation is in mapping code ACE: Determined as log2 (number of processors in the targest cluster) CHI_A: 3 (deprecated) CHI_B: 5
	. os	06		•	
(
(し ^て				
.5	υ [*]				
;(5)	J'				
015	o"				
eis	J [*]				
eis	J				
eis	o ·				processors in the targest cluster) • CHI_A: 3 (deprecated) • CHI_B: 5

18.3. ConcertoC RequestMessageFields

TABLE 18-6: CONCERTOCREQUESTMESSAGEFIELDS PARAMETERS

Type	Description/Derivation
Integer	wCMDNdp = wCMStatus + wVZ+wCA + wAC + wCH + wST + wEN + wES + wNS + wPR + wOR + wLK + wRL + wTM + wSize + wIntfSize + wTOF + wQoS + wAddr + wMPF1 + wMPF2 + wDld+ wNdpAux + wCMDMProt;
Integer	wSYSNdp = wCMStatus + wSysReqOp + wRMessageId + wTM + wSYSMProt;
Integer	wSNPNdp = wCMStatus + wVZ + wCA + wAC + wNS + wPR + wR + wTM+wUP+wIntfSize + wTOF+ wQoS+ wAddr+ wMPF + wMPF2 + wMPF3+ wDId+ wRBID+ wNdpAux+ wSNPMProt;
Integer	wMRDNdp = wCMStatus + wAC + wNS+ wPR+ wRL+ wTM - xS2 + wIntfSize+ wQoS+ wAddr+ wMPF1 + wMPF2 + wNdPAux + wMRDMProt;
Integer	wUPDNdp = wCMStatus + wNS + wAddr + wUPDMP ot + wQos + wTM;
Integer	this transaction type will not implemented in Neore 3.2
Integer	wSTRNdp = wCMStatus+ wMPF1 + wMPF2 wbBiD + wRMessageId + wIntfSize + wTM + wSTRMerot;
Integer	
Integer	wRBRNdp = wCMStatus + wVZ + wCx + wAC + wNS + wPR+ wRL+ wMW + wSize+ wTOF+ wCxS + wAddr + wMPF1+ wRType+ wRBID + wRBRMProt wNxpAux + wTM;
Integer	wRBUNdp = wCMStatus + wRL + wRBID + wTM + wRBUMProt
Integer	wDTRNdp = wCMStause wRL + wTM + wMPF1 + wNdpAux + wRMessageId + wDTRMProt;
Integer	wDTWNdr = wCMstatus+ wRL+ wTM + wPrimary + wMPF1 + wMPF2 wRBID+ wNdpAux + wDTWMProt + wIntfSize;
Integer	wDTWDBGNdp = wCMSTatus + wRT + wTM + wNdpAux + wDTWDBGMPro
Integer	(! ResilienceEnable) {wCMDMProt = 0; }
or,	if (TIResiliencyProtectionType == NONE) {wCMDMProt = 0; } else if (TIResiliencyProtectionType == PARITY) {wCMDMProt = 1; } else { auto temp = wCMStatus+ wVZ + wCA + wAC+ wCH"+ wST + wEN + wES+ wNS + wPR + wOR + wLK + wRL + wTM + wSize + wIntfSize + wTOF + wQOS + wAddr + wMPF1 + wMPF2 + wDId + wNdpAux; int64_t ecc_width = 3; while (std::pow(2, ecc width - 1) < (temp + ecc width)) {
	Integer

TABLE 18-7: CONCERTOCREQUESTMESSAGEFIELDS PARAMETERS Parameter Name Description/Derivation Type wSYSMProt if (! ResilienceEnable) {wSYSMProt = 0; } Integer -, rotectionType == PARITY) {
... rsMProt = 1;
else {
 auto temp = wCMStatus + wSysReqOp + wRMessageId + wTM
 int64_t ecc_width = 3;
 while (std::pow(2, ecc_width - 1) < (temp + ecc_width)) {
 ecc_width += 1;
 }
 wSYSMProt = ecc_width; else { if (TIResiliencyProtectionType == NONE) { } else if (TIResiliencyProtectionType == PARITY) { } else { wSNPMProt Integer if (! ResilienceEnable) {wSNPMProt = 0;} else { if (TIResiliencyProtectionType == NON wSNPMProt = 0; } else if (TIResiliencyProtection wSNPMProt = 1; auto temp = wCMStatus wVZ+ wCA + wAC + wNS + wPR + wRL + wTM + wUP + wIntfSize + wTOF + wQoS + wAddr + wMPF1+ wMPF2 + wMPF3 + wDld+ wRBID + wNdpAux; int64 t ecc width = 3. while (std::how(2, ecc_width - 1) < (temp + ecc_width)) { wMRDMProt esilienceEnable) {wMRDMProt = 0; } if (TIResiliencyProtectionType == NONE) { wMRDMProt = 0; } else if (TIResiliencyProtectionType == PARITY) { wMRDMProt = 1; auto temp = wCMStatus+ wAC+ wNS+ wPR+ wRL+ wTM + wSize + wIntfSize+ wQoS+ wAddr+ wMPF1+ wMPF2 + wNdpAux int64_t ecc_width = 3; while (std::pow(2, ecc_width - 1) < (temp + ecc_width)) { ecc_width += 1; wMRDMProt = ecc_width; } wHNTMProt Integer wTUNMProt Integer

TABLE 18-8: CONCERTOCREQUESTMESSAGEFIELDS PARAMETERS Parameter Name Type Description/Derivation wUPDMProt if (! ResilienceEnable) {wUPDMProt = 0; } Integer else {if (TIResiliencyProtectionType == NONE) { wUPDMProt = 0; } else if (TIResiliencyProtectionType == PARITY) { wUPDMProt = 1; } else { auto temp = wCMStatus + wNS+ wAddr+ wQos + wTM; int64_t ecc_width = 3; while (std::pow(2, ecc_width - 1) < (temp + ecc_width)) { ecc_width += 1; wUPDMProt = ecc width; wSTRMProt Integer if (! ResilienceEnable) {wSTRMProt = 0;} else {if (TIResiliencyProtectionType == NONE) {
 wSTRMProt = 0; } else if (TIResiliencyProtectionType wSTRMProt = 1; } else { auto temp = wCMStatus + wRBID + wRMessageId + wIntfSize + wTN int64_t ecc_width = 3; while (std::pow(2, ecc_width (temp + ecc_width)) { ecc_width += 1; , wSTRMProt if (! ResilienceEnable) {wRBRMProt = 0; } else { if (!TresilientyProtectionType == NONE) { wRBRMProt = 0; wRBRMProt Integer ise ((TiResiliencyProtectionType == PARITY) { wRBRMProt = 1; uto temp = wCMStatus + wVZ + wCA + wAC + wNS + wPR + wRL + wMW + wSize+ wTOF + wQoS + wAddr + wMPF1 + wRType + wRBID + wNdpAux + wTM; int64_t ecc_width = 3; while (std::pow(2, ecc_width - 1) < (temp + ecc_width)) { ecc width += 1; wRBRMProt = ecc_width;

TABLE 18-9: CONCERTOCREQUESTMESSAGEFIELDS PARAMETERS

Parameter Name	Type	Description/Derivation
wRBUMProt	Integer	<pre>if (! ResilienceEnable) {wRBUMProt = 0; } else {if (TiResiliencyProtectionType == NONE) { wRBUMProt = 0; } else if (TiResiliencyProtectionType == PARITY) { wRBUMProt = 1; } else { auto temp = wCMStatus + wRL + wRBID + wTM; int64_t ecc_width = 3; while (std::pow(2, ecc_width - 1) <)temp + ecc_width)) { ecc_width += 1; } wRBUMProt = ecc_width; }</pre>
wDTRMProt	Integer	if (! ResilienceEnable) { wDTRMProt = 0; } else {if (TiResiliencyProtectionType == NONE) {
wDTWMProt	Integer	If (I Resim note inable) {wDTWMProt = 0;} else // (T Resiliency Protection Type == NONE) { wDTWMProt = 0; } siss if (T IResiliency Protection Type == PARITY) { wDTWMProt = 1; } use { auto temp = wCMStatus + wRL + wTM + wPrimary + wMPF1 + wMPF2

Parameter Name	Type	Description/Derivation
wDTWDBGMProt	Integer	<pre>if (! ResilienceEnable) {wDTWDBGMProt = 0; } else {if (TIResiliencyProtectionType == NONE) { wDTWDBGMProt = 0; } else if (TIResiliencyProtectionType == PARITY) { wDTWDBGMProt = 1; } else { auto temp = wCMStatus + wRL + wTM + wPrimary + wMPF1+ wMPF</pre>
		wDTWDBGMProt = ecc_width;
		Fident
	χ.	<i>Q</i> °
(Ò.	
;5	Ò.	
eis	Ò.	Pariny

18.4. ConcertoCResponseMessageFields

TABLE 18-11: CONCERTOCRESPONSEMESSAGEFIELDS PARAMETERS

Parameter Name	Type	Description/Derivation
wCCMDrspNdp	Integer	wCCMDrspNdp = wCMStatus + wRMessageId + wTM + wCCMDrspMProt
wSYSrspNdp	Integer	wSYSrspNdp = wCMStatus + wRMessageId + wTM + wSYSrspMProt
wNCCMDrspNdp	Integer	wNCCMDrspNdp = wCMStatus+ wRMessageId + wTM+ wNCCMDrspMPro
wSNPrspNdp	Integer	wSNPrspNdp = wCMStatus + wIntfSize + wMPF1 + wRMessageId + wTM + wSNPrspMProt
wDTWrspNdp	Integer	wDTWrspNdp = wCMStatus + wRMessageId + wRL + wTM + wDTWrepMP
wDTWDBGrspNdp	Integer	wDTWDBGrspNdp = wCMStatus + wRMessageId + wRL + wTM + wDTWDBGrspMProt
wDTRrspNdp	Integer	wDTRrspNdp = wCMStatus + wRMessageId + wTM + wDTRrspMProt
wHNTrspNdp	Integer	•.′^
wMRDrspNdp	Integer	wMRDrspNdp = wCMStatus + wRMessageId + wTM wMRDrspMProt
wSTRrspNdp	Integer	wSTRrspNdp = wCMStatus + wRMessageId + wring wSTRrspMProt;
wUPDrspNdp	Integer	wUPDrspNdp = wCMStatus+ wRMessageId+ wTM+ wUPDrspMProt
wRBRrspNdp	Integer	wRBRrspNdp = wCMStatus + wRMessageId wJM + wRBRrspMProt
wRBUrspNdp	Integer	wRBUrspNdp = wCMStatus + wRMessageId - wTM+ wRBUrspMProt
wCMPrspNdp	Integer	wCMPrspNdp = wCMStatus+ wRMessageId + wTM + wCMPrspMProt
wCMErspNdp	Integer	
wTUNrspNdp	Integer	
wTRErspNdp	Integer	(0)
C	or	<pre>else { if (TIResiliencyProtectionType == NONE) { wCCyMorspnProt = 0; } else 1 (TiResiliencyProtectionType == PARITY) {</pre>
wsys spice.	Integer	<pre>if (! ResilienceEnable) {wSYSrspMProt = 0; } else { if (TIResiliencyProtectionType == NONE) { wSYSrspMProt = 0; } else if (TIResiliencyProtectionType == PARITY) { wSYSrspMProt = 1; } else { auto temp = wCMStatus + wRMessageId +wTM int64_t ecc_width = 3; while (std::pow(2, ecc_width - 1) < (temp + ecc_width)) { ecc_width += 1; } wSYSrspMProt = ecc_width }</pre>

TABLE 18-12: CONCERTOCRESPONSEMESSAGEFIELDS PARAMETERS Parameter Name Type Description/Derivation wNCCMDrspMProt if (! ResilienceEnable) {wNCCMDrspMProt = 0; } Integer SON DE else { if (TIResiliencyProtectionType == NONE) { wNCCMDrspMProt = 0; } else if (TIResiliencyProtectionType == PARITY) { wNCCMDrspMProt = 1; } else { auto temp = wCMStatus + wRMessageId + wTM; int64_t ecc_width = 3; while (std::pow(2, ecc_width - 1) < (temp + ecc_width)) { ecc_width += 1; , wNCCMDrspMProt = ecc_width; wSNPrspMProt Integer if (! ResilienceEnable) {wSNPrspMProt = 0; } if (TIResiliencyProtectionType == NONE) wSNPrspMProt = 0; } else if (TIResiliencyProtectionType wSNPrspMProt = 1; } else { + wMPF1 + wRMessageId +wTM; auto temp = wCMStatus + win int64 t ecc width = 3; while (std::pow(2, ecc r) < (temp + ecc_width)) { wSNPrspMPro ecg width; wDTWrspMProt Integer e) {wDTWrspMProt = 0; } if (! ResilienceEnal ise {
 if (TIResiliencyProtectionType == NONE) {
 wD7WrspMProt = 0;
 } else if (TIResiliencyProtectionType == PARITY) {
 wDTWrspMProt = 1;
 }
} auto temp = wCMStatus + wRMessageId + wRL + wTM; int64_t ecc_width = 3; while (std::pow(2, ecc_width - 1) < (temp + ecc_width)) { ecc width += 1;", wDTWrspMProt = ecc_width;

Parameter Name	Type	Description/Derivation
wDTWDBGrspMProt	Integer	<pre>if (! ResilienceEnable) {wDTWDBGrspMProt = 0; } else { if (TiResiliencyProtectionType == NONE) { wDTWDBGrspMProt = 0; } else if (TiResiliencyProtectionType == PARITY) { wDTWDBGrspMProt = 1; } else { auto temp = wCMStatus + wRMessageId + wRL + wTM; int64_t ecc_width = 3; while (std::pow(2, ecc_width - 1) < temp + ecc_width) { ecc_width += 1; } wDTWDBGrspMProt = ecc_width; }</pre>
wDTRrspMProt	Integer	if (! ResilienceEnable) {wDTRrspMProt = 0; } else {if (TIResiliencyProtectionType == NONE) { wDTRrspMProt = 0; } else if (TIResiliencyProtectionType == PARIT() { wDTRrspMProt = 1; } else { auto temp = wCMStatus + wRMessagnid = wTM; int64_t ecc_width = 3; while (std::pow(2, ecc_width) *) = (temp + ecc_width)) { ecc_width += 1; } wDTRrspMProt = ecc_widtn } WDTRrspMProt = ecc_widtn }
wHNTrspMProt	Integer	. •
wMRDrspMProt	Integer	<pre>if (! ResilienceEnable) {wMRDrspMProt = 0; } else {if (TIP-siliencyProtectionType == NONE) { wMNDrspMProt = 0; } else {if (NResiliencyProtectionType == PARITY) { wMiBDrspMProt = 1; } else { auto temp = wCMStatus + wRMessageId + wTM; int64_t ecc_width = 3; while (std::pow(2, ecc_width - 1) < (temp + ecc_width)) { ecc_width += 1; } wMRDrspMProt = ecc_width; }</pre>
wstrich Pro	Integer	<pre>if (! ResilienceEnable) {wSTRrspMProt = 0; } else {if (TiResiliencyProtectionType == NONE) { wSTRrspMProt = 0; } else if (TiResiliencyProtectionType == PARITY) { wSTRrspMProt = 1; } else { auto temp = wCMStatus + wRMessageId +wTM; int64_t ecc_width = 3; while (std::pow(2, ecc_width - 1) < (temp + ecc_width)) { ecc_width += 1; } wSTRrspMProt = ecc_width; }</pre>

TABLE 18-14: CONCERTOCRESPONSEMESSAGEFIELDS PARAMETERS Parameter Name Description/Derivation Type wUPDrspMProt if (! ResilienceEnable) {wUPDrspMProt = 0; } else {if (TIResiliencyProtectionType == NONE) {
 wUPDrspMProt = 0; } else if (TIResiliencyProtectionType == PARITY) { wUPDrspMProt = 1; } else { auto temp = wCMStatus + wRMessageId + wTM; int64 t ecc width = 3: while (std::pow(2, ecc_width - 1) < (temp + ecc_width)) { ecc_width += 1; , wUPDrspMProt = ecc_width; wRBRrspMProt if (! ResilienceEnable) {wRBRrspMProt = 0; } Integer else {if (TIResiliencyProtectionType == NONE) { wRBRrspMProt = 0; } else if (TIResiliencyProtectionType == PARIT) {
wRBRrspMProt = 1; } else { auto temp = wCMStatus + int64_t ecc_width = 3; while (std::pow(2, ecc_ ecc_width)) { ecc_width += 1; wRBRrspMProt = eq wRBUrspMProt Integer if (! ResilienceEnable) {wRBUrspMProt = 0; } else {if (TIResiliercyProtectionType == NONE) {
 wRBU spMP ot = 0;
} else it (TIResiliercyProtectionType == PARITY) { BUrepMProt = 1; auto temp = wCMStatus + wRMessageId +wTM; int64_t ecc_width = 3; while (std::pow(2, ecc_width - 1) < temp + ecc_width) { ecc width += 1; wRBUrspMProt = ecc_width; if (! ResilienceEnable) {wCMPrspMProt = 0; }
else {if (TIResiliencyProtectionType == NONE) {wCMPrspMProt = 0; } else if (TIResiliencyProtectionType == PARITY) {wCMPrspMProt = 1; } else { auto temp = wCMStatus + wRMessageId + wTM; int64_t ecc_width = 3; while (std::pow(2, ecc_width - 1) < temp + ecc_width) { ecc_width += 1; wCMPrspMProt = ecc_width; }

19. Legato Derived/Fixed Parameters

19.1. PMA

A Power Management Adapter (PMA) will be instantiated, when power domains support dynamic control through a P-channel

- If power domain is configured as dynamic (can be turned off by user), then a PMA with allocated for all the clock domains inside of the power domain.
- If a power domain is configured as always on (will not be turned off in any case), then a PMA
 will be allocate when the clock domain can be turned off by a user signal (clock; external)
- PMA components do not have a CSR interface.



19.2. Sym_async_adapter

TABLE 19-1: SYM_ASYNC_ADAPTER

Parameter Name	Default	Ranges	NCore 3.2	Comments
Async	false	True/False	Derived	
Depth			Derived	Circular FIFO depth of the sym_async_adpater would be derived by this system configuration value • syncDepth: 2> circular fifo depth of sym_async_adapter: 8 • syncDepth: 3> circular fifo depth of sym_async_adapter: 10 • syncDepth: 4> circular fifo depth of sym_async_adapter: 12
interfaces. inPmaControlInterface			Fixed	If IN clock interface is switchable this interface should exist. Otherwise, _SKIP_ = true.
interfaces. outPmaControlInterface			Fixed	If OUT clock interface is switchable this interface should exist. Otherwise, _SKIP_ = true.
interfaces. inProtectionInterface	_SKIP_ =True		Fixed	
Interfaces. outProtectionInterface	SKIP =True		Fixed	

Depth:

 Depth parameter will be initially defined by Network parameter, and user will have override option.

Async:

- When the two clocks into sym_async adapter are from different clock domains, then async is set to true.
- When the vare from different clock sub domains and the same clock domain, then async is set to false.
- Vspr will not be allowed to override this parameter.

19.3. Sym_buf_switch

All parameters for this element are not GUI visible

TABLE 19-2: SYM_BUF_SWITCH

Parameter Name	Default	Ranges	NCore 3.2	Comments
arbType. egress	arb_rr1	arb_rr1, arb_pri_rr1, arb_fifo	Fixed	
bufLayer0. circular	false	True/False	Derived	Circular will be true when depth of the buffer is greater than 2.
bufLayer0. pipeForward	True	True/False	Fixed	If bufLayer1 and bufLayer2 have depth, buflayer0 pipeForward must be true. (from CPR)
bufLayer2. circular	False	True/False	Fixed	. 7
bufLayer2. depth	0	Power of two: Min:0 Max:32	Fixed	chil
bufLayer2. pipeBackward	True	True/False	Fixed	This will be fixed at NCor 3.2 but description added to let the readers know the default value
bufLayer2. pipeForward	True	True	Fixed	This will be fixed at NCor 3.2 but description added to let the readers know the default value
interfaces. protectionInterface		(SkIP_ = True (at R1)	
numPri	1		derived	

Circular parameter derivation:

Circular will be true when depth of the buffer is greater than 2




Figure 19-2: Sym_Buf_Switch in CDTI, with only one VC

19.3.1. Configuration details

Default configuration:

- bufLayer0.pipeForward = True
- bufLayer0.depth = 2
- bufLayer2.pipebackward = True
- bufLayer2.pipeForward =True
- bufLayer2.depth = 0


Circular parameter:

• Circular default value from Network: False

Circular = true/false does not affect function or performance, but timing and power When circular is false, the output stage of the FIFO is always the same register, so it has better output timing. However, it has worse power, because when the FIFO is READ, all the registers with data get blocked as the data shifts forward. When circular is true, the FIFO uses read and write pointers, so only one register is being written or read at a time. It can have better power, because only the pointers and one register at most would clock in one cycle, but the output timing is worse, because there is a mux selecting which register to read for the output of the FIFO.

19.4. Sym_ibuf_switch

NOTE: NCore 3.2 does not support sym_ibuf_switch.



Ncore 3.4 - Architecture Parameter Documentation

TABLE 19-3: SYM_IBUF_SWITCH

Parameter Name	Default	Ranges	NCore 3.2	GUI- Visibility
arbType.egress	arb_rr1	arb_rr1, arb_pri_rr1, arb_fifo	Fixed	No
Circular	False	True/False	Derived	No
numPri	1		Derived	No



19.5. Width/Rate_adapter

WidthAdapters

Ncore 3.x architecture supports different widths of networks between agents (64, 128, 256 bits) Connections between receivers and transmitters with different widths require a Width Adapter. A WidthAdapter converts a sequence of phits belonging to a packet arriving from a narrow interface to the wide interface.

This avoids using only part of the wide output interface's bandwidth, which would propagate downstream. A WidthAdapter will assemble a wider phit by storing:

- at least one phit entry of the width of the outgoing port
 one entry with the difference in width between the input and the output port

A WidthAdapter will introduce additional bubbles into the downstream traffic.

A WidthAdapter converting from wide interface to narrow interface may use a single wide entry to hold a phit while breaking it down into a stream of consecutive nar ow phits.

A WidthAdapter shall track up to 4 transactions and detect the boundary between packets having a

TABLE 19-4: NINPUTWIDTH PARAMETERS FOR

Name: nInputWidth		//			Visibility: Engg	
	Architectur	U	Release		Default	
	Min	Max	Min	Max		
Value	4	256	64	256		
Constraints	nInputWidth	nInputWidth != nOutputWidth				
Customer Description						
Engineering Description	Maestro der	This value is a derived parameter based on the width of the source feeding this block. Maestro derives this parameter from the {FUnit, Switch}.sender.width connected to the input of the WidthAdapter.				

TABLE 19-5 NUT UTWIDTH PARAMETERS FOR WIDTHADAPTER

Name: noutputWidth					Visibility: Engg		
XO	Architectur	е	Release		Default		
	Min	Max	Min	Max			
Value	64	256	64	256			
Constraints	nInputWidth	nInputWidth != nOutputWidth					
Customer Description							
Engineering Description	Maestro der	This value is a derived parameter based on the width of the source feeding this block. Maestro derives this parameter from the {FUnit, Switch}.receiver.width connected to the input of the WidthAdapter.					

TABLE 19-6: BOOLPIPELINE PARAMETERS FOR WIDTHADAPTER

Name: boolPipeline					Visibility: User		
	Architecture		Release		Default		
Value	True	False	True	False	False		
Constraints	nDepth ≤ 1	nDepth ≤ 1					
Customer Description	Force insertion of at least one pipeline stage for timing reasons						
Engineering Description		Setting this parameter to True will override nDepth == 0 and force the insertion of a least one pipeline satage into the WidthAdapter. The stting has no effect if Depth > 0.					

TABLE 19-7: NDEPTH PARAMETERS FOR WIDTHADAPTER

Name: nDepth					Visibility: Engg
	Architecture	;	Release		Default
	Min	Max	Min	Max	
Value	0	4 x nTxnSize / nOutputWidth	0	4 x nTxnSize / nOutputWidth	
Constraints	nDepth ≤ 1		7//		
Customer Description	Add addition Rate-Adapte	nal buffer stages to the	WidthAdapter	- this makes it a cor	nbined Width-
Engineering Description	adapter will	nal buffer stages to the not immediately staff u shed. The supported r	ıpstream, bubb	les created by the w	idth conversion
Note: TxnSize =	64 bytes = 51	2 bits			

RateAdapters

Rate adapters will explicitly be instantiated by the user.

A RateAdapter will be used when a packet, consiting of multiple phits, may contain bubbles.

The rate adapter's function's, to aggregate temporally separated pieces/phits of a transaction, and retransmit them as consecutive sequence to a downstream receiver.

The Legato interconnect does not support transmission of flits belonging to different transactions.

Rate adapters may be used to level out fluctuations in input rate, even when the arrival rate ≥ departure rate for a sport time, at the cost of increased buffering

- Rate adapters always have the same width on the input and the output port
- A rate adapter implements a FiFo-Queue where the first phit of a packet (flit) will not signal valid to the downstream receiver until the entire packet has been assembled in the queue.
- A rate adapter has to implement sufficient storage to hold at least one full packet n buffer entries organized as width bits
- number of entries n = txn_size/port_width

Pipeline support shall be supported (improved timing), adding one additional storage entry of width bits to receive the first phit for the next transaction.

Additional entries may be specified if the designer desires to optimize bursty traffic in front of a congested switch.

This will support more than a single transaction to be forwarded in an uninterrupted burst. A rate adapter will introduce additional latency of m cycles:

• m ≥ number of phits per transaction + 1

A width adapter shall track up to 4 transactions and detect the boundary between packets having a different TxnID

TABLE 19-8: NWIDTH PARAMETERS FOR RATEADAPTER

Name: nWidth					Visibility: Engg	
	Architecture		Release		Defaul	
	Min	Max	Min	Max	(C)	
Value	64	256	64	256		
Constraints	nWidth == nInp	nWidth == nInputWidth == nOutputWidth				
Customer Description						
Engineering Description	The width value is a derived parameter based on the width of both, the source feeding this block and the destination of the output. Maestro derive this parameter from the {FUnit, Switch}.sender.width connected to the input of the RateAdapter					

TABLE 19-9: NDEPTH PARAMETERS FOR WIDTHADAPTER

Name: nDepth			X		Visibility: User	
	Architecture		Release		Default	
	Min	Max _	Miň	Max		
Value	0	4 x nTxnSize nOutputWidth	0	4 x nTxnSize / nOutputWidth		
Constraints	nDepth ≤ 1	~7				
Customer Description	Defines the de	epth of the RateAda	pter			
Engineering Description	Add additional buffer stages to the connection so that backpressure will not immediately stall upstream, bubbles in the stream will be squashed. The supported max, amount of buffer inserted will be 4 full transactions, the min. amount of buffer space with be 1 full transaction					
Note: TxnSize =	64 bytes = 512	bits				

Software (Maestro Support

Maestro shall support automated insertion of width adapters: When source and destination of a network segment have different width

- The decision shall be made based on:

 ninputWidth = {switch, FUnit} transmitter.width
 nOutputWidth = {switch, FUnit} receiver.width

The automatically generated WidthAdapter shall be customer configurable by changing the default settings of the following parameters:

- nDepth (default = 0) to configure additional buffer stages
- boolPipelined (default = false)

Maestro shall support user configurable insertion and removal of RateAdapters

UI shall provide a means to select a network connection between two FUnits or an FUnit and a switch

The manually inserted RateAdapter shall be configurable by UI

- nDepth (default = TxnSize) to configure buffer stages
- nDepth shall be derived from the network segment where the user chose to insert the adapter
- When a user attempts to insert a rate adapter on a segment connecting a WidthAdapter output
 to a receiver, Maestro shall offer to parametrize the widthAdapter to increase depth instead (do
 we need a forced override to insert a RateAdapter?)
- When a user attempts to insert a rate adapter in front of a WidthAdapter Maestro shall issue a
 warning, this is useless and only adds latency, recommend to parametrize the width adapter
 instead
- Future versions of the RateAdapter may support different different clock domains for input and output ports

TABLE 19-10: INSERTION RULES

Input < Output	Input = Output	Input > Output	Description
Width Adapter	Rate Adapter	Width/Rate Adapter	Adapte type depends on the interface configuration
Automatic Insertion	Insertion by User	Automatic Insertion	When input and output do not have the same width, a Width Adapter will be required
Automatic Insertion = Yes nInputWidth nOutputWidth	Automatic Insertion = No	Automatic Insertion = Yes nInputWidth nOutputWidth	
User boolPipeline nDepth ¹	User Insertion nWidth nDepth boolPipeline	User bod Pipeline heepth ¹	
Automatic 1xnInputWidth + 1xnOutputWidth User +nxnOutputWidth	Use Parameter based on rate difference ≥nxnWidth	Automatic ≥1xnInputWidth User +nxnOutputWidth	Automatic insertion will always use the minimum size required for the functionality User may configure additional storage in Maestro's UI
	Width Adapter Automatic Insertion Automatic Insertion = Yes	Width Adapter Automatic Insertion Automatic Insertion Automatic Insertion by User Automatic Insertion Insertion by User Automatic Insertion Insertion Insertion = No Ins	Width Adapter Rate Adapter Width/Rate Adapter Automatic Insertion Automatic Insertion = Yes Insertion = No

Notes: 1. Optional, additional buffer stages for rate adaptation

19.6. Sym_pipe_adpater

NOTE: sym_pipe_adapter will not have user settable parameter. pipeBackward/pipeForward will be always true, and fifo_depth will use default value.

TABLE 19-11: SYM_PIPE_ADAPTER

Parameter Name	Default	Ranges	NCore 3.2	GUI- Visibility	Comments
Circular	true	True/False	Fixed	No	
Depth	2	Power of two: Min: - 0 Max: - 1K*8/wData	Fixed	No	NO O
Split	false	True/False	Fixed	No 💥	10
interfaces. protectionInterface			_SKIP_ =True (at R1)	No	

19.7. Interrupt

Interrupts will not be aggregated within Ncore - the user needs it wire them outside of Ncore.

19.8. Parameter for CSR network

In the CSR network only atui_apb, atut_apb_amd_xm_switch/sym_buf_switch/ will be used.

After timing analysis, the user must insert sym_pipe_adapter manually.

No parameter will be visible to user

No parameter is user settable. The next chapter is only for referring fixed values.

19.9. chi awn dapter

sym_async_adapter is for SMI interface, and chi_async_adapter is to support CHI interface. It has a slave CHI interface and amaster CHI interface, each interface has its own clock.

The circular SIFO depth of the chi_async_adpater is calculated according to the number of Chi request credit. The circular sequence of the control of the chi_async_adpater is calculated according to the number of Chi request credit. The circular sequence of the chi_async_adpater is calculated according to the number of Chi request credit. The circular sequence of the chi_async_adpater is calculated according to the number of Chi request credit. The circular sequence of the chi_async_adpater is calculated according to the number of Chi request credit. The circular sequence of the chi_async_adpater is calculated according to the number of Chi request credit. The circular sequence of the chi_async_adpater is calculated according to the number of Chi request credit. The circular sequence of the chi_async_adpater is calculated according to the number of Chi request credit. The circular sequence of the chi_async_adpater is calculated according to the chi_asyn

19.10. CSR fixed parameters

This chapter describes fixed parameters for CSR network

19.10.1. Atut_apb parameters

Parameter	Default	Ranges	CSR network	Description
apbSlvLut			Derived	\cap
apbSlvLut.addr	default		Derived	
apbSlvLut.chipSel	Derived		Derived	(C)
canReceiveNarrows	true	True/False	Derived	
ctlPipeCtxt	0	09	0	
ctlPipeReq	0	0,1,2	0	
ctlPipeResp	0	0,1,2	0	
enBufWrite	false	True/False	False 👞	0
enPathLookup	false		(Xe) true	when there is a tree structure in the CSR network, no route field is needed in the packet. Whether this is needed or not will be a function of the CSR network topology (would be required for a mesh depending on the routes used, even if there was only one initiator.)
exclusivesSupported	false	\	False	
fixedSupported	false	. 7	Fixed false	
idCompMask	[ˈtrue٩		[] It must be fixed to an empty entry.	Not really applicable because APB doesn't have ID.
incrSupported	false		Fixed true	
Interfaces	N			
interfaces.apbInterface				
interfaces.apbReginterface			No APB register interface	
interfaces.atpReqInterface			Derived	
interfaces atpRespInterface			Derived	
interfaces.clkInterface			Derived	
interfaces intlnterface			Derived	
interfaces.pmaControlInterface			Derived	
interfaces.statsInterface			Derived	
mapBaseAddr	user		Derived	
mapBaseMask	user		Derived	
maxOutRd	1		Fixed as 1	
maxOutTotal	1		Fixed as 1	
maxOutWr	1		Fixed as 1	

Parameter	Default Ran		CSR network	Description		
nExclEntries	4	2 ^N with N = 0 3	Fixed 0	0 means no exclusive monitor		
narrowSupported	false		Fixed false			
nodeld	0		Derived			
numPri	1		Derived			
pathLut			Derived			
pathLut.route			Derived			
pathLut.targ_id			Derived			
pipeLevelApb	0	0,1,2	Fixed 2	For timing reasons this should be 1 or 2. This is a block level interface		
pipeLevelAtp	0	0,1,2	Fixed 2	For timing reasons this should be 1 of 22 This is a block level interface		
pipeLevelLut	0	0,1,2	Fixed 2	If a pathbut existed, should be		
pipeLevelSmi	2	0,1,2	Fixed 0	this could be 0. Internal interface		
readInterleaveSupported	true		Fixed False			
rdEn	true	True/False	Always true			
smiDpknumPri	1		Derived	This needs to be the numPri for the CSR network , which should be 1		
smiPktnumPri	1	70	Derived	This needs to be the numPri for the CSR network , which should be 1		
timeoutErrChk	false 🏑		False			
timeoutErrCount	512		0			
timeoutUseExternalValue	~0		Fixed 1			
wApbSlvDec			Derived			
wDataMax	84		Derived	This should be 32 bits. These are ignored when widthAdapterSupported = fals		
wDataMin	64		Derived	This should be 32 bits. These are ignored when widthAdapterSupported = fals		
wrEn • 🧲	true	True/False	Always true			
widthAdaptionSupported	false		Derived			
wrapSupported	false		FALSE			

19.10.2. Atui_axi parameters

CSR column describes the value if the CSR would need different value from default parameter

TABLE 19-13: ATUI_AXI BLOCK PARAMETERS

Parameter	Default	Ranges	CSR Network	Description
axiPipeAr	2	0,1,2		User settable
axiPipeAw	2	0,1,2		User settable
axiPipeB	2	0,1,2		User settable
axiPipeR	2	0,1,2		User settable
axiPipeW	2	0,1,2		User settable
beatBufferEntries	0	5.2.2		UseP settable
ctlPipeCtxt	0	09		User settable
ctlPipeReq	2	0,1,2		Usersettable
ctlPipeResp	2	0,1,2	10	User settable
enDecodeError	False		rue	Fixed as True
enPathLookup	False		False	ATUI: fixed as false
enSplitting	False		False	Always True
idCompMask	[False]			Just use bottom bits. Fixed.
maxOutRd	8	< O'	2	User settable
maxOutTotal	2		2	User settable
maxOutWr	8	1	2	User settable
pipeLevel	2	0,1,2	0	User settable
pipeLevelAtp	2	0,1,2	2	User settable
pipeLevelLut	2	0,1,2	0	User settable
pipeLevelPam	-0	0 to log2(maxPAMEntries)	2	User settable
pipeLevelRob	2	0,1,2	0	User settable
pmonStatsEn	False	True/False	False	User settable
rateLmtBktGlobal	8			User settable
rateLmtBktQueue_p	[0]			Fixed
rateLmtBktQueue_s	[0]			Fixed
rateLmtEn	False	True/False	False	User settable
rateLmtRetCntGlobal	8			User settable
rateuntuseExternalValues	False			Fixed 1
refreshAmtGlobal	8			User settable
refreshAmtQueue_p	[0]			Fixed
refreshAmtQueue_s	[0]			Fixed
reorderingEntries	2		0	User settable

Parameter	Default	Ranges	CSR Network	Description
strpFunc	['0']		1	At R1, only struFunc = 1 will be used. Derived
timeoutErrCount	0	5.1.2	0	User settable
wRateLmtBktGlobal	0			Fixed
wRateLmtBktQueue	16			Fixed
wRateLmtRefCntGlobal	0			Fixed
wRateLmtRefCntQueue	16			Fixed ()
wRefreshAmtGlobal	0			Fixed
wRefreshAmtQueue	16			Fixed

19.10.3. APB socket parameters

TABLE 19-14: APB SOCKET PARAMETERS

Parameter Name	Default	Range	CSR Network	Description/Comment
wData	32	8, 16, 32, 64	32	
wAddr	12	minimum: 12 maximum: 64	12	This can the packet field width can be 12, because once a packet is headed toward a block on the CSR network, only the bottom 12 bits are needed. Bits above 12 are needed to select the block.
wPSel	1	1,2, 4, 8, 16	1	
wStrb	0	APB2: 0	wData/8	
		APB3: wData/8		
wPSIverr		APB2: 0	1	
_ (APB3: 0 or 1		
wProt	0	APB2: 0	3	
		APB3: 3		
csrAccessSupported	True	True/False	False	
readSupported	True	Fixed true	True	
writeSupported	True	Fixed true	True	

19.10.4. AXI socket parameters

Т	A DI	10.	.15.	ΛVI	SOCKET	DADAMETEDS	

Parameter Name	Default	Range	CSR network	Description/Comment
vAddr	32	Minimum: 12 Maximum: 64	24	
vArUser	0	Minimum:0 Maximum: 64	0	
vArID	1	Minimum:1 Maximum:32	0	
vAwUser	0	Minimum:0 Maximum: 64	0	, (
vAwld	1	Minimum:1 Maximum:32	0	. 7
wWUser	0	(wData/8 * 0, 1, 2, 3, 4, and 5) wWUser should be provided not the above but it is actual width. For example, if the data width is 64, and the user bit per byte is 1, wWUser should be 8. if the writeSuported 0, wWuser = 6	°	entle
vData	32	8, 16, 32, 64, 128, 256, 512, 1K, 2K	32	
vRuser	omi	(wData/8 0, 1, 2, 3, 4, and 5) wMUsekshould be provised not the above built is actual width. For example, if the data width is 64, and the user bit per byte is 1, wRUser should be 8. if the readSuported = 0, wRuser = 0	0	
vBuser	0	Minimum:0 Maximum: 64	0	
vLen	8	AXI3: 4 [3:0] AXI4: 8 [7:0]	4	
Size	3	Minimum:3 Maximum:4	3	
vLock	1	AXI3: 2 [1:0] AXI4: 1	1	
vProt	3	3 [2:0]	3	
vQos	4	AXI3: 0 AXI4: 4	0	

Parameter Name	Default	Range	CSR network	Description/Comment
wRegion	0	It is only in AXI4: Minimum:0 Maximum:4	0	
nativeType	Axi4	Axi3/Axi4	Axi4	
eAr	1	0,1	1	
eAw	1	0,1	1	
csrAccessSupported	true	True/False	False	
wrapSupported	false	True/False	False	
narrowSupported	false	True/False	False	
fixedSupported	false	True/False	False	
readSupported	True	True/False	True	
writeSupported	True	True/False	True	
readInterleaveSupported	False	True/False	False	Y V
earlyWriteReponseSupp orted	False	True/False	False	
maxBurstLength	16	2 ^N with N = {0 12}	1	

19.10.5. Switch parameters

Network parameters will be fixed. Also, block parameter for all the switches will be fixed

- Only packet parallel style supported at ICore 3.2.Only sym_buf_switch will be used.

TABLE 19-16: SWITCH BLOCK PARAMETERS

	/ / ·		
Parameter	~0	CSR	
defaultArbPolicy	sym buf switch	arb_rr1	
defaultInputSwitchDepth	sym_buf_switch	2	BufLayer0.depth
defaultOutputSwitchDepth	sym_buf_switch	0	BufLayer2.depth

20. Other User Settable Parameters

20.1. Parameter related with Placeholder Generic Signal TABLE 20-1: PARAMETER FOR GENERIC PORT: WIRENAME Visibility: Use Name: wireName Architecture Release Value Constraints **Customer Description** portName for Generic port **Engineering Description** TABLE 20-2: PARAMETER FOR GENERIC PORT: WIREWIDTH Name: wireWidth Visibility: User Architecture Default Value Constraints Port width for generic port **Customer Description Engineering Description** TABLE 20-3: PARAMETER FOR GENERIC Name: wireRtIPrefix Visibility: User Release Default Value Constraints RTL Prefix. For a given block, all the ports must have the same witeRtlPrefix. **Engineeting Description** RAMETER FOR GENERIC PORT: DIRECTION Visibility: User Architecture Release Default Valid Values Valid Values Value ln [In, Out] Constraints **Customer Description** Parameter for port direction configuration **Engineering Description**

20.2. Parameter related with SRAM assignment

20.2.1. SW_memory

TABLE 20-5: MEMORY PARAMETER FOR IOAIU

Memory Name	Constraints	Number of Memories
OttMem	MemoryProtectionType (Table 4-16) cannot be "NONE"	Same as #.of nOttDataBanks
	memoryType must be SRAM	(Chapter 14.1)

TABLE 20-6: MEMORY PARAMETER FOR SNOOP FILTER

nory Name	Constraints	Number of Memories
Mem	MemoryProtectionType (Table 4-16) cannot be "NONE"	Same as #.ofnWays (Chapter 10.2) bitEn == 0 in NCore 3.2.
	Лет	

TABLE 20-7: MEMORY PARAMETER FOR DMI

Ì	Memory Name	Constraints	X			Number of Memories
		MemoryProtectionType (Table 4-16) cannot be memoryType must be SRAM	"N	ONI	"	Same as # of nCohWrDataBanks (Chapter 11.1)

TABLE 20-8: MEMORY PARAMETER FOR CCP

Memory Name	Constraints	Number of Memories
TagMem	MemoryProtectionType (Table 4-16) cannot be "NONE" memoryType must be SRAM	Same as #.of nTagBanks
DataMem	MemoryProtectionType (Table 4-16Table 4-17) cannot be "NONE" memoryType must be SRAM	Same as #.of nDataBanks

TABLE 20-9: MEMOR PARAMETER FOR DVE

	•	
Memory Name	Constraints	Number of Memories
TraceMem	MemoryProtectionType (Table 4-16) cannot be "NONE"	2
	MemoryType must be SRAM	

20.2.2. Generic ports

Serieric ports are used to create user defined signals for SRAM interfaces. This is a common for all blocks.

Software supports definition of N generic ports of width m ≤ 1023 bits for each block that instantiates memories - need to check if this is implemented, how is it verified, ports created and verified connected all the way through the hierarchy - port reaches all the way to the top level, DFT chimney for DFT signals - user instantiates memory wrapper with his DFT logic - these signals will be used to bring these signals up - need to use the same name as the ports on the memory wrapper etc.

Commented [MF1]:

Commented [MF2]:

Value Constraints Customer Description portName for Generic port Engineering Description E 20-11: PARAMETER FOR SRAM GENERIC PORT: WIREWIDTH Name: wireWidth Release Def Value Max: 1024 Constraints Customer Description Port width for generic port Maximum width per signal in generic interface is 1024	ault bility: User ault
Constraints Customer Description portName for Generic port Engineering Description E 20-11: PARAMETER FOR SRAM GENERIC PORT: WIREWIDTH Name: wireWidth Release Def Value Max: 1024 Constraints Customer Description Port width for generic port Maximum width per signal in generic interface is 1024	
Engineering Description E 20-11: PARAMETER FOR SRAM GENERIC PORT: WIREWIDTH Name: wireWidth Architecture Release Def Value Max: 1024 Constraints Customer Description Port width for generic port Maximum width per signal in generic interface is 1024	
Customer Description portName for Generic port Engineering Description E 20-11: PARAMETER FOR SRAM GENERIC PORT: WIREWIDTH Name: wireWidth Architecture Release Def Value Max: 1024 Constraints Customer Description Port width for generic port Maximum width per signal in generic interface is 1)24	
Engineering Description E 20-11: PARAMETER FOR SRAM GENERIC PORT: WIREWIDTH Name: wireWidth Architecture Release Def Value Max: 1024 Constraints Customer Description Port width for generic port Maximum width per signal in generic interface is 1)24	
E 20-11: PARAMETER FOR SRAM GENERIC PORT; WIREWIDTH Name: wireWidth Architecture Release Def Value Max: 1024 Constraints Customer Description Port width for generic port Maximum width per signal in generic interface is 1)24	
Name: wireWidth Architecture Release Def Value Constraints Customer Description Port width for generic port Maximum width per signal in generic interface is 1)24	
Name: wireWidth Architecture Release Def Value Constraints Customer Description Port width for generic port Maximum width per signal in generic interface is 1)24	
Value Max: 1024 Constraints Customer Description Port width for generic port Maximum width per signal in generic interface is 1)24	
Value Max: 1024 Constraints Customer Description Port width for generic port Maximum width per signal in generic interface is 1)24	
Value Constraints Customer Description Port width for generic port Maximum width per signal in generic interface is 1)24	
Constraints Customer Description Port width for generic port Maximum width per signal in generic interface is 1924	
Constraints Customer Description Port width for generic port Maximum width per signal in generic interface is 1)24	
Maximum width per signal in generic interface is 1024	
Engineering Description	
'\' '	
E 20-12: PARAMETER FOR SRAM GENERIC PORT: DIRECTION	
	bility: User
Architecture Release Def	
Valid Values Valid Values	auit
Value [In, Out] In	
Constraints	
Customer Description	
Engineering Description	
\sim	
٠. ۵	

21. User Settable parameter for Synthesis

TABLE 21-1: SYNTHESIS PARAMETER: CHECKONLY

Name: checkOnly		Type: Boolean	Visibility: User
	Architecture	Release	Default
Value			
Constraints			
Customer Description	Whether to stop the RTL	flow after compilation and linking,	or to proceed to sypthesis
Engineering Description			1

TABLE 21-2: SYNTHESIS PARAMETER: TOPOMODE

			$\overline{}$	
Name: topoMode		Type: Boolea	an	Visibility: User
	Architecture	Release		Default
			(O	
Value		CIL	ア	
Constraints				
Customer Description	Whether to launch the sy faster but less accurate	rnthesis tools in topograp	phical mode, or W	/LM. The latter is
Engineering Description				

TABLE 21-3: SYNTHESIS PARAMETER: TECHNOLOG

Name: technode			Visibility: User
	Architecture	Release	Default
	Valid Values	Valid Values	
Value	ERROR, TSMC16, TSMC7, CUS TOM		сиѕтом
Constraints			
Customer Description		emplate file which contains the varia ology library information before runn	
Engineering Description			

TABLE 2.4: SYNTHESIS PARAMETER: CLOCKUNCERTAINTY

Name: clockUncertainty					Visibility: User
	Architectu	ire	Release	1	Default
	Min	Max			
Value	1	99			15
Constraints		•		•	
Customer Description		t clock uncertainty can be overwritten			.g. 15 = 15%).
Engineering Description					

٦	ΔRI	F.	21.	-5.	SVNTHESIS	PADA	MFTFD.	DTI \	MpA	DDEDDID

Name: rtlWrapperDir			Visibility: User		
	Architecture	Release	Default		
Value					
Constraints					
Customer Description	memories. They override gene	Directory with user-written Verilog files which instantiate custom cells, such as memories. They override generic-behavior Verilog files generated by Maestro (which implement memories as a "sea of registers\") and must be named identically.			
Engineering Description			\sim \prime		

TABLE 21-6: SYNTHESIS PARAMETER: HARDMACRODBS

Name: hardMacroDbs			3/(Visibility: User
	Architecture	Release		Default
Value		\ (> ,	
Constraints				
Customer Description	Specifies the location an memories	d names of the hard macros	in the design, su	ıch as compiled
Engineering Description		1		

TABLE 21-7: SYNTHESIS PARAMETER: BOTTOMUPSYNTHISIS

Name: bottomUpSynthesis	4		Visibility: User
	Architecture	Release	Default
	7		
Value	70		True
Constraints			
Customer Description	Ncore units written out to the synthesis hierarchy will be gr	ir own directories. If not se	om of synthesis run, with all the elected a top down, flat
Engineering Description	~		

TABLE 21-8 SWITH SIS PARAMETER: MAXTRANSITION

	Name: maxTransition			Visibility: User
3	(U	Architecture	Release	Default
	Value			150
	Constraints			
	Customer Description	Default transition delay on function	nal input ports (THIS SHOULD BE F	RENAMED)
	Engineering Description			

Name: outputLoad			Visibility: User
	Architecture	Release	Default
Value			100000
Constraints			
Customer Description	The default capacitive loa	ad on functional output ports	
Engineering Description			\sim
F 21-10: SYNTHESIS PAR	AMETER: ULVTPERCENTAGE	F	(C) *
	AMERICA GEVIT ENGERTING	-	C - 16 11 6 - 1 1
Name: ulvtPercentage			Visibility: User
	Architecture	Release	Default
W-line			
Value			
Constraints		· · · · · · · · · · · · · · · · · · ·	
Customer Description	Ulvt Percentage: Ulvt ne	rcentage limit set in synthesis cr	rinte
•	Sitt sissinage: Sitt ps	recritage in the set in strained con	ipts.
Engineering Description	AMETER: COMPILECOMMAN	Jio.	Visibility: User
Engineering Description	AMETER: COMPILECOMMAN		Visibility: User
Engineering Description	AMETER: COMPILECOMMAN	Jio.	
Engineering Description E 21-11: SYNTHESIS PAR Name: compileCommand	AMETER: COMPILECOMMAN		Visibility: User
Engineering Description E 21-11: SYNTHESIS PAR Name: compileCommand	AMETER: COMPILECOMMAN		Visibility: User
Engineering Description E 21-11: SYNTHESIS PAR Name: compileCommand Value Constraints	AMETER: COMPILECOMMAN		Visibility: User Default
Engineering Description E 21-11: SYNTHESIS PAR Name: compileCommand Value Constraints Customer Description	AMETER: COMPILECOMMAN Architecture Compile Contribute: Allow	Release	Visibility: User Default
Engineering Description E 21-11: SYNTHESIS PAR Name: compileCommand Value Constraints Customer Description Engineering Description	AMETER: COMPILECOMMAN Architecture Compile command: Allow	Release	Visibility: User Default
Engineering Description E 21-11: SYNTHESIS PAR Name: compileCommand Value Constraints Customer Description Engineering Description	AMETER: COMPILECOMMAN Architecture Compile command: Allow	Release	Visibility: User Default
Engineering Description E 21-11: SYNTHESIS PAR Name: compileCommand Value Constraints Customer Description Engineering Description	AMETER: COMPILECOMMAN Architecture Compile command: Allow	Release	Visibility: User Default
Engineering Description E 21-11: SYNTHESIS PAR Name: compileCommand Value Constraints Customer Description Engineering Description	AMETER: COMPILECOMMAN Architecture Compile command: Allow	Release	Visibility: User Default
Engineering Description E 21-11: SYNTHESIS PAR Name: compileCommand Value Constraints Customer Description Engineering Description	AMETER: COMPILECOMMAN Architecture Compile command: Allow	Release	Visibility: User Default
Engineering Description E 21-11: SYNTHESIS PAR Name: compileCommand Value Constraints Customer Description Engineering Description	AMETER: COMPILECOMMAN Architecture Compile command: Allow	Release	Visibility: User Default
Engineering Description E 21-11: SYNTHESIS PAR Name: compileCommand Value Constraints Customer Description Engineering Description	AMETER: COMPILECOMMAN Architecture Compile command: Allow	Release	Visibility: User Default
Engineering Description E 21-11: SYNTHESIS PAR Name: compileCommand Value Constraints Customer Description Engineering Description	AMETER: COMPILECOMMAN Architecture Compile command: Allow	Release	Visibility: User Default
Engineering Description E 21-11: SYNTHESIS PAR Name: compileCommand Value Constraints Customer Description Engineering Description	AMETER: COMPILECOMMAN Architecture Compile command: Allow	Release	Visibility: User Default
Engineering Description E 21-11: SYNTHESIS PAR Name: compileCommand Value Constraints Customer Description Engineering Description	AMETER: COMPILECOMMAN Architecture Compile command: Allow	Release	Visibility: User Default
Engineering Description E 21-11: SYNTHESIS PAR Name: compileCommand Value Constraints Customer Description	AMETER: COMPILECOMMAN Architecture Compile command: Allow	Release	Visibility: User Default