Ncore QoS Improvement Architecture Specification

Rev: 0.86, November 17, 2022

ARTERIS® NCORE QOS IMPROVEMENT ARCHITECTURE SPECIFICATION

Copyright © 2020 Arteris[©] or its affiliates. All rights reserved.



Release Information

Version	Editor	Change	Date			
0.4	MK	Initial Document 08/16/2021				
0.7	MK	Added register and update after review	10/14/2021			
0.8	MK	Updated constraints on QoS reservation parameters	10/27/2022			
0.82	MK	Added example for parameter constraints 11/02/2022				
0.84	MK	Fixed typo regarding parameter visibility and updated the constraints 11/03/2022				
8.86	MK	Updated default value of parameter to resolve default configuration error 11/17/2022				
Legend:	MK	Mohammed Khaleeluddin				
	MF Michael Frank Xx Whoever else edited this document					

Confidential Proprietary Notice

This document is CONFIDENTIAL AND PROPRIETARY to Arteris, Inc. or its applicable subsidiary or affiliate (collectively or as applicable, "Arteris" or "Arteris IP"), and any use by you is subject to the terms of the agreement between you and Arteris IP or the terms of the agreement between you and the party authorized by Arteris IP to disclose this document to you.

This document is also protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arteris IP. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated. You are prohibited from altering or deleting this notice from any use by you of this document.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information: (i) for the purposes of determining whether implementations infringe any third party patents; (ii) for developing technology or products which avoid any of Arteris IP's intellectual property; or (iii) as a reference for modifying existing patents or patent applications or creating any continuation, continuation in part, or extension of existing patents or patent applications; or (iv) for generating data for publication or disclosure to third parties, which compares the performance or functionality of the Arteris IP technology described in this document with any other products created by you or a third party, without obtaining Arteris IP's prior written consent.

THIS DOCUMENT IS PROVIDED "AS IS". ARTERIS IP PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arteris IP makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights. This document may include technical inaccuracies or typographical errors. Arteris IP makes no representations or warranties against the risk or presence of same.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARTERIS IP BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARTERIS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be solely responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arteris IP's customers is not intended to create or refer to any partnership relationship with any other company. Arteris IP may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arteris IP, then the click-through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the agreement shall prevail.

The Arteris IP name and corporate logo, and words marked with ® or ™ are registered trademarks or trademarks of Arteris (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arteris IP's trademark usage guidelines, available from Arteris IP upon request by emailing to contracts@arteris.com.

Copyright © 2020 Arteris Inc. or its applicable subsidiary or affiliate. All rights reserved.

Confidentiality Status

This document is Confidential and Proprietary. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arteris IP and the party that Arteris IP delivered this document to.

Product Status

The information in this document is **Preliminary**.

Web Address

http://www.arteris.com

Table of Contents

1	Inti	roduction	9
	1.1	Parameters	10
		Changes in DMI	
	1.3	Register Definition	12
2	Ор	pens	.13
3	Glo	ossary	.14
4	No	tes	.15

Table of Figures

Figure 1 DMI and DMC Connectivity	9
Figure 2 DMI QoS feedback loop	. 11

Table of Tables

Table 1 DmiQoSThVal Parameter	10
Table 2 nDmiWttQoSRsv Parameter	10
Table 3 nDmiRttQoSRsv Parameter	10

Preface

This preface introduces the Arteris® Network-on-Chip Hierarchical Coherency Engine Architecture Specification.

About this document

This technical document is for the Arteris Network-on-Chip Hierarchical Coherency Engine Architecture. It describes the subsystems and their function along with the system's interactions with the external subsystems. It also provides reference documentation and contains programming details for registers.

Product revision status

TBD

Intended audience

This manual is for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses or intend to use the Arteris Network-on-Chip Hierarchical Coherency System (AnoC-HCS).

Using this document

TBD

Glossary

The Arteris® Glossary is a list of terms used in Arteris® documentation, together with definitions for those terms. The Arteris® Glossary does not contain terms that are industry standard unless the Arteris® meaning differs from the generally accepted meaning.

Typographic conventions

italic

Introduces special terminology, denotes cross-references, and citations.

Bold

Highlights interface elements, such as menu names. Denotes signal names. Also used for terms in descriptive lists, where appropriate.

Monospace

Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.

Monospace italic

Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name. monospace italic Denotes arguments to monospace text where the argument is to be replaced by a specific value. Monospace bold Denotes language keywords when used outside example code.


SMALL CAPITALS

Used in body text for a few terms that have specific technical meanings, that are defined in the Arteris® Glossary. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.

Timing diagrams

The following figure explains the components used in timing diagrams. Variations, when they occur, have clear labels. You must not assume any timing information that is not explicit in the diagrams.

Shaded bus and signal areas are undefined, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.



Signals

The signal conventions are:

Signal level

The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:

- HIGH for active-HIGH signals.
- LOW for active-LOW signals.

Lowercase n

At the start or end of a signal name denotes an active-LOW signal.

Additional reading

This book contains information that is specific to this product. See the following documents for other relevant information.

History of the World II, Mel Brooks.

1 Introduction

This specification describes the changes to improve Ncore QoS support. Needed changes are within DMI only. The purpose of these changes is to work around AXI head of line blocking issue. Expected top level view of DMI and DMC (Dram Memory Controller) connectivity is shown in Figure 1. The customer/user of Ncore is expected to develop the




FIGURE 1 DMI AND DMC CONNECTIVITY

Following assumptions apply in this use case

- 1. The DMC used has 2 AXI ports one for regular traffic shown as "AXI reg" and another for high priority or real time traffic shown as "AXI high"
- 2. The user or customer develops "Buffer & Mux/De-Mux" block

The "Buffer & mux/de-mux" block consists of simple logic where it has a buffer that is larger than the DMC's AXI reg port buffer. The mux/de-mux logic is responsible for routing the high priority or real time traffic to DMC's AXI high, while all other traffic is routed to DMC's AXI reg port. The buffer being larger than the buffer DMC's AXI reg port buffer grantees that high priority traffic does not see head of line blocking.

The changes in DMI are needed to make sure DMI has reserved resources and provides an unblocked path for real time traffic.

1.1 Parameters

Three new DMI level parameter is introduced. These parameters are:

Name: DmiQoSThVal			Type: Int	Visibi	lity: User Settable	
	Architecture		Release		Default	
	Min	Max	Min	Max		
Value	1	15	1	15	8	
Constraint	This parameter is available only when QoS is enabled					
Customer	DMI QoS threshold value. Traffic with QoS equal to or above this value are considered as					
Description	high priority hard real time traffic					
Engineering	Engineering					
Description						

TABLE 1 DMIQOSTHVAL PARAMETER

Name: nDmiWttQoSRsv			Type: Int	Visibi	llity: User Settable
	Archit	ecture	Release		Default
	Min	Мах	Min	Мах	
Value	1	64	1	32	1
Constraint	Maximum accep write data buffer	table value must be or Coherent write data but olied by DCE RB cr mum of (Max WTT Es) 24 (non-Coherent 4 and number of 1 size of 4*2 = 8 umbers Coherent 8-1 = 7	e data buffer. Ita buffer is represe Ifer is represented Itedits per DMI. It size -1, DMI Rb Cr Itedits data buffer DCEs connected to Write data buffer s	T size -1 or size of ented by DMI RB color by number of concedits -1, DCE RB Color size) D DMI = 2. This give size of 8 is smalles	redits-1 * number
Customer WTT entries in DMI reserved for high priority hard real time traffic Description Engineering Description					

TABLE 2 NDMIWTTQOSRSV PARAMETER

Name: nDmiRttQoSRsv			Type: Int Visib		lity: User Settable	
	Architectu		Release		Default	
	Min	Max	Min	Мах		
Value	1	64	1	32	1	
Constraint	This parameter is available only when QoS is enabled Maximum acceptable value must be RTT size -1					
Customer Description	RTT entries in DMI reserved for high priority hard real time traffic					
Engineering Description						

TABLE 3 NDMIRTTQOSRSV PARAMETER

1.2 Changes in DMI

Needed changes in DMI are shown in Figure 2. This change involves implementing a feedback loop from DMI egress AXI port i.e. both RTT/WTT to the SMI ingress skid buffers. RTT and WTT must reserve certain number of entries for high priority real time traffic. The number of reserved entries in RTT and WTT are defined by nDmiRttQoSRsv and nDmiWttQoSRsv parameters respectively. QoS threshold value for high priority real time traffic is defined by the parameter DmiQoSThVal. These three values can be changed at boot time via a CSR.




FIGURE 2 DMI QOS FEEDBACK LOOP

During runtime when WTT/RTT have only reserved entries left they individually give feedback to the skid buffers to send only high priority real time traffic. As this feedback is provided individually the skid buffer is responsible to respond individually for either read or write traffic i.e. at any given time only one or both RTT/WTT can push back regular traffic and the skid buffer should handle them separately.

Once regular entries free up in RTT/WTT then the feedback is removed, and regular traffic can start making forward progress. The feedback path is shown with red arrows. Note that the current implementation of coherent writes in DMI is in FIFO order this will need to be changed to a priority-based skid buffer.

The user or customer is expected to size the WTT/RTT and reserved entries with some margins to account for pipeline delays. The micro-arch is expected to provide DMI pipeline delay between Skid buffer and the WTT/RTT.

The skid buffer starvation logic should ignore the reserved entries feedback and push starved entries through.

1.3 Register Definition

The threshold and reservation values are implemented in a single register as shown below:

Bits	Name	Access	Reset	Description
7:0	WttQoSRsv	R/W	nDmiWttQoSRsv	WTT entries in DMI reserved for high priority hard real time traffic (recommended to be same as RttQoSRsv)
15:8	RttQoSRsv	R/W	nDmiRttQoSRsv	RTT entries in DMI reserved for high priority hard real time traffic (recommended to be same as WttQoSRsv)
29:16	Reserved	-	-	-
31:28	QoSThVal	R/W	DmiQoSThVal	DMI QoS threshold value. Traffic with QoS equal to or above this value are considered as high priority hard real time traffic

2 Opens

Questions/Feedback/Need to discuss:

3 Glossary

Arteris

A NoC Company

NCore3

A coherent NoC provided by Arteris with AMBA interfaces and built-in caches.

4 Notes

Notes