




Assign 4 Key



lw \$t1, ~~16~~(\$s1); A[4] → t1
 lw \$t2, 36(\$s1); A[9] → t2
 sw \$t1, 36(\$s1); t1 → A[9]
 sw \$t2, 16(\$s1); t2 → A[4]



#4. add \$t1, \$s2, \$s1; — R — register addressing mode
 (a) lw \$t0, 4(\$t1); — I — base/displacement "
 bne \$t0, \$s5, End; — I — pc-relative "
 addi \$s1, \$s1, 2; — I — immediate "
 subi \$s1, \$s1, 1; — I — immediate "
 j start; — J — pseudo-direct "

