## CSCE 616: Introduction to Hardware Design Verification


Lab-10: HTAX Regression

**Bug Report** 


Name: Sai Surendra Reddy Yaraballi


UIN: 333002926

The vmanager regression result is shown below:



The syseed number for the failed test case is taken from xlog file






After taking the seed number enter the command

irun -f run.f +UVMTESTNAME=parallel\_port +svseed [seednumber]


then we can see the logs more clearly for that particular testcase.

The error is shown below:

After the regression test and after running the failure testcase, I can see that there is an error in the tx\_eot signal.



After opening the waveform, I found the issue.



In the above waveform, I can see that when tx\_eot is one at the same time for different ports, the data packet is getting corrupted.

For the fix, I have checked the design where the tx\_eot signal is evaluated. In design/ htax\_outport\_data\_mux.sv file, selected\_eot is assigned to eot when if condition is true.

```
sot_out <= {VC{1`b0}};
if (|inport_sel_reg && (!eot_out || (|selected_sot && (|inport_sel && !any_gnt) )))
    eot out <= selected eot;</pre>
```

Backtraced the code and find the issue in the line

```
assign selected_eot = |(eot_in & inport_sel_reg) & ~(&(eot_in));
```

I removed the & ~(&(eot\_in)) part in the above line.

The fixed code line for the bug fix is

assign selected eot = | (eot in & inport sel reg);

After bug fix, the waveform is

