## CSCE 616: Introduction to Hardware Design Verification

Lab-10: HTAX Regression

Name: Sai Surendra Reddy Yaraballi

UIN: 333002926

## The added assertions in the htax tx interface

```
assert_tx_vc_req_without_tx_outport_req : assert property(tx_vc_req_without_tx_outport_req)
                                                                                                              //assert the property
   $error("HTAX_TX_INF ERROR : tx_vc_req high without tx_vc_req tx_outport_req");
// tx_vc_gnt is subset of vc_request
property tx_vc_gnt_subset_vc_request;
...@(posedge clk) disable iff(!rst_n)
   $rose(|tx_vc_req) |-> (tx_vc_gnt == (tx_vc_gnt & tx_vc_req));
endproperty
assert_tx_vc_gnt_subset_vc_request : assert property(tx_vc_gnt_subset_vc_request)
                                                                                                             //assert the property
   $error("HTAX_TX_INF ERROR : tx_vc_gnt didn't rise or fall within the tx_vc_req");
property tx_sot_without_tx_vc_gnt(int i);
@(posedge clk) disable iff(!rst_n)
   $rose(tx_sot[i]) |-> $past(tx_vc_gnt[i]);
endproperty
assert_tx_sot_without_tx_vc_gnt : assert property(tx_sot_without_tx_vc_gnt(0))
                                                                                                           //assert the property
   $error("HTAX_TX_INF ERROR : tx_sot high when tx_vc_gnt");
```

For coverage analysis, added some cover points and cross cover points in htax rx monitor c

```
//Analysis port to communicate with Scoreboard
uvm_analysis_port #(htax_rx_mon_packet_c) rx_collect_port;

virtual interface htax_rx_interface htax_rx_intf;
htax_rx_mon_packet_c rx_mon_packet;
int pkt_len;

covergroup cover_htax_packet;
option.per_instance = 1;
option.name = "cover_htax_packet";

//Coverpoint for htax packet field : length

LENGTH : coverpoint rx_mon_packet.length {
    bins length[16] = {[0:63]};
    endgroup

endgroup
```

The test code for long packet is given below:

```
isu > AppData > Roaming > MobaXterm > slash > RemoteFiles > 985620_2_10 > ≡ port_test.s
    `uvm_component_utils(port_test)
   function new (string name, uvm_component parent);
    super.new(name, parent);
   function void build_phase(uvm_phase phase);
   uvm_config_wrapper::set(this, "tb.vsequencer.run_phase", "default_sequence", random_port_vsequence::type_id::get());
       super.build_phase(phase);
   endfunction : build phase
   task run_phase(uvm_phase phase);
       super.run_phase(phase);
        `uvm_info(get_type_name(), "starting new port test",UVM_NONE)
   endtask : run_phase
    `uvm_object_utils(random_port_vsequence)
   rand int port;
   function new (string name = "random_port_vsequence");
       super.new(name);
   endfunction : new
    task body();
     // Exectuing 10 TXNs on ports {0,1,2,3} randomly
    //fork
     repeat(1500) begin
      port = $urandom_range(0,3);
      //length = $urandom range(11,60);
      //`uvm_do_on(req, p_sequencer.htax_seqr[port])
              //USE `uvm_do_on_with to add constraints on req
         `uvm_do_on_with(req, p_sequencer.htax_seqr[port], {req.length inside {[40:63]}; req.delay <= 5;} )
    end
   //join_none
    endtask : body
endclass : random_port_vsequence
```

The UVM summary for long packet is

```
Number of demoted UVM_EATAL reports : 0
Number of demoted UVM_EAROR reports : 0
Number of demoted UVM_EAROR reports : 0
Number of caught UVM_MARNING reports : 0
Number of caught UVM_FATAL reports : 0
Number of caught UVM_EAROR reports : 0
Number of caught UVM_EAROR reports : 0
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO : 9016
UVM_EAROR : 0
UVM_EAROR : 0
UVM_EAROR : 0
UVM_EATAL : 0

** Report counts by id
[RNIST] 1
[SCOREBOARD] 6005
[TEST_DONE] 1
[TOP] 5
[UWNTOP] 1
[htax_tx_driver_c] 3000
[port_test] 1
[random_port_vsequence] 2
Simulation complete via $finish(1) at time 1810150 NS + 45
/opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457
xcelium> exit

coverage setup:
workdir : ./cov_work
dutinst : top(top)
scope : scope
testname : test
```

The test code for short packet data is

```
class short_packet_test extends base_test;
    `uvm_component_utils(short_packet_test)
    function new (string name, uvm_component parent);
       super.new(name, parent);
    endfunction : new
   function void build_phase(uvm_phase phase);
    uvm_config_wrapper::set(this, "tb.vsequencer.run_phase", "default_sequence", short_packet_vsequence::type_id::get());
       super.build_phase(phase);
   endfunction : build_phase
   task run_phase(uvm_phase phase);
       super.run_phase(phase);
       `uvm_info(get_type_name(), "starting new port test",UVM_NONE)
endclass : short_packet_test
class short_packet_vsequence extends htax_base_vseq;
    `uvm_object_utils(short_packet_vsequence)
   rand int length;
       super.new(name);
   endfunction : new
      task body();
         // Exectuing 10 TXNs on ports {0,1,2,3} randomly
      //fork
      repeat(1500) begin
       port = $urandom_range(0,3);
       //length = $urandom_range(3,10);
        //`uvm_do_on(req, p_sequencer.htax_seqr[port])
               //USE `uvm_do_on_with to add constraints on req
           `uvm_do_on_with(req, p_sequencer.htax_seqr[port], {req.length inside {[3:10]}; req.delay <=5;} )
      end
      //join_none
      endtask : body
 endclass : short_packet_vsequence
```

The UVM summary for short packet test is

```
UVM Report catcher Summary ---
Number of demoted UVM FATAL reports :
Number of demoted UVM_ERROR reports :
                                                     0
Number of demoted UVM WARNING reports:
                                                     0
Number of caught UVM FATAL reports
Number of caught UVM_ERROR reports :
Number of caught UVM_WARNING reports :
                                                     0
                                                     0
  -- UVM Report Summary ---
** Report counts by severity
UVM_INFO : 9016
UVM_WARNING :
UVM_ERROR :
UVM_FATAL :
                  0
                  0
** Report counts by id [RNTST] 1
[SCOREBOARD] 6005
[TEST_DONE]
[TOP]
[UVMTOP]
[htax tx driver c]
[short_packet_test] 1
[short_packet_vsequence] 2
Simulation complete via $finish(1) at time 458050 NS + 45
/opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457 xcelium> exit
                                                                                                                 $finish;
```

The code for parallel\_port testcase is shown below:

```
// Texas A&M University
// CSCE 616 Hardware Design Verification
// Created by : Prof. Quinn and Saumil Gogri
class parallel_port extends base_test;
    `uvm_component_utils(parallel_port)
   function new (string name, uvm_component parent);
       super.new(name, parent);
   endfunction : new
   function void build_phase(uvm_phase phase);
       uvm_config_wrapper::set(this,"tb.vsequencer.run_phase", "default_sequence", parallel_port_vsequence::type_id::get());
       super.build_phase(phase);
   endfunction : build_phase
   task run_phase(uvm_phase phase);
       super.run_phase(phase);
        `uvm_info(get_type_name(),"Starting parallel port test",UVM_NONE)
   endtask : run_phase
endclass : parallel_port
class parallel_port_vsequence extends htax_base_vseq;
  `uvm_object_utils(parallel_port_vsequence)
```

```
htax packet c req[5];
rand int port, length;
rand int i, j;
function new (string name = "parallel_port_vsequence");
  super.new(name);
  for(int i=0; i<5; i++) begin
      req[i] = new();
endfunction : new
task body();
     // Exectuing 10 TXNs on ports {0,1,2,3} randomly
  repeat(1500) begin
    //port = $urandom_range(0,3);
    //i = \sup_{i=0}^{\infty} (0,7);
    //j = \sup_{0,7}
    length = $urandom_range(3,10);
           fork begin
          //USE `uvm_do_on_with to add constraints on req
          //`uvm_do_on(req, p_sequencer.htax_seqr[port])
           `uvm_do_on_with(req[0], p_sequencer.htax_seqr[0], {req[0].delay<=5; req[0].length <= 10;})</pre>
          end
          begin
           `uvm_do_on_with(req[1], p_sequencer.htax_seqr[1], {req[1].delay<=5; req[1].length <= 10;})
          end
          begin
           `uvm_do_on_with(req[2], p_sequencer.htax_seqr[2], {req[2].delay<=5; req[2].length <=10;})</pre>
          begin
           `uvm_do_on_with(req[3], p_sequencer.htax_seqr[3], {req[3].delay<=5; req[3].length <=10;})
          end
          //`uvm_do_on(req, p_sequencer.htax_seqr[port])
          //`uvm_do_on_with(req[7], p_sequencer.htax_seqr[3], {req[7].delay<=5; req[7].length == length;})</pre>
          \label{lem:condition} $$//`uvm_do_on_with(req[6], p_sequencer.htax_seqr[2], {req[6].delay <= 5; req[6].length == length;}) $$
```

The UVM error free for the parallel port testcase is shown below

```
UVM Report catcher Summary ---
Number of demoted UVM_FATAL reports :
Number of demoted UVM_ERROR reports :
                                                                        0
Number of demoted UVM WARNING reports:
Number of caught UVM_FATAL reports :
Number of caught UVM_ERROR reports :
Number of caught UVM_WARNING reports :
                                                                        0
                                                                        0
                                                                        0
  --- UVM Report Summary ---
** Report counts by severity
UVM_INFO :45016
UVM_WARNING :
UVM_ERROR : 0
UVM_FATAL : 0
TOWN_FAIRL:

** Report counts by id

[RNTST] 1

[SCOREBOARD] 30005

[TEST_DONE] 1

[TOP] 5

[UVMTOP] 1
[htax_tx_driver_c] 15000

[parallel_port] 1

[parallel_port_vsequence] 2

Simulation complete via $finish(1) at time 1170930 NS + 45
/opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457
xcelium> exit
                                                                                                                                                            $finish;
```

Please refer to the bug report and closure report