## CSCE 616: Introduction to Hardware Design Verification

Lab-10: HTAX Regression

**Coverage Closure Report** 

Name: Sai Surendra Reddy Yaraballi

UIN: 333002926

## For Coverage analysis, added assertions in htax tx interface

For coverage analysis, added some cover points and cross cover points in htax rx monitor c

```
//Analysis port to communicate with Scoreboard
uvm_analysis_port #(htax_rx_mon_packet_c) rx_collect_port;

virtual interface htax_rx_interface htax_rx_intf;
htax_rx_mon_packet_c rx_mon_packet;
int pkt_len;


covergroup cover_htax_packet;
option.per_instance = 1;
option.name = "cover_htax_packet";


//Coverpoint for htax packet field : length

LENGTH : coverpoint rx_mon_packet.length {
    bins length[16] = {[0:63]};
    illegal_bins len = {[0:2]};


endgroup
```

## The regression test result is given below:





## The coverage report is



The code coverage is given below

▲ □ 1.7 Code Coverage	96.5%	3309 / 3341 (99.04	n/a
▶ ॼ 1.7.1 Block	96.41%	213 / 221 (96.38%)	n/a
▶ ॼ 1.7.2 Expression	93.21%	88 / 96 (91.67%)	n/a
▶ ॼ 1.7.3 Toggle	99.89%	3008 / 3024 (99.47	n/a
▶ ॼ 1.7.4 FSM	n/a	0 / 0 (n/a)	n/a

Here the functional coverage and rx assertions are not 100% is due to the assertion failure and the bug. The reason for assertion failure and bug is given in bug report. Please refer to it.

The coverage analysis for bug report is given below:

