CMPE 200 Computer Architecture & Design


Lecture 4. Memory Hierarchy (3)


Haonan Wang




Cache Types

- N-way Set-Associative: Number of ways > 1 & Number of sets > 1
 - Slightly complex searching mechanism
- Direct Mapped: Number of ways = 1
 - Fast indexing mechanism
- Fully-Associative: Number of sets = 1
 - Extensive hardware resources required to search







MIPS Direct Mapped Cache Example



Multiword Block Direct Mapped Cache




Four-Way Set Associative Cache




Costs of Set Associative Caches

- Must have hardware for replacement policy
 - E.g., to keep track of when each way's block was used
- N-way set associative cache costs
 - N comparators (delay and area) & MUX delay
 - Data is available after Hit/Miss decision.
 - In a direct mapped cache, the cache block is available before the Hit/Miss decision.
- Total cache line size = valid field size + tag size + block data size + data for cache policy (e.g., time stamp, modified bit, etc.)


Mapping Example: Direct Mapped




Mapping Example: Direct Mapped




Mapping Example: 2-way




Mapping Example: 2-way





Mapping Example: Fully-associative





Mapping Example: Fully-associative







































Memory block access sequence: 0, 8, 0, 6, 5 Which data will be in the cache after accessing this sequence? **CPU** Memory block 0 Read 0 is not in the cache → MISS Set no. in **cache** 0 % 2 = 0MEM[8] MEM[0] Block no. 0 1 2 3 4 5 6 7 8 9 1 1 1 1 1 1 1 1 1 1 2 2 2 2 2 in **memory**


0 1 2 3 4 5 6 7 8 9 0 1 2 3 4











Cache Miss Classification: The 3 C's

Compulsory (cold) Misses

- On the 1st reference to a block
- Related to # blocks accessed by a code, not related to the configuration of a cache


Capacity Misses

The program's working set size exceeds the cache capacity

Conflict Misses

Multiple memory blocks map to the same set in set-associative caches

- We have a cache that has following configuration
 - Consists of 8 cache blocks (lines)
 - A data word is 4-byte
 - A block is 32-byte (8 words per block)
 - Direct mapped
- We load a word from 0x77FF1C68




1st step: Find data block no. that the word belongs to

Offset within a data word

0x77FF1C68 = 0111 0111 1111 1111 0001 1100 0110 1000

Each data word's offset within a block (2nd word in a block)

- We have a cache that has following configuration
 - Consists of 8 cache blocks (lines)
 - A data word is 4-byte
 - A block is 32-byte (8 words per block)
 - Direct mapped
- We load a word from 0x77FF1C68



2nd step: Map the block no. to cache block no.

Offset within a data word

0x77FF1C68 = 0111 0111 1111 1111 0001 1100 0110 1000

Block no.

% 8 blocks
= cache block no. 3

SJSU


SAN JOSÉ
LANGUERE 1111 1111 1111 0001 1100 0110 1000

Each data word's offset within a block
(2nd word in a block)


SJSU

SAN JOSÉ
LANGUERE 1111 1111 1111 1111 0001 1100 0110 1000

- We have a cache that has following configuration
 - Consists of 8 cache blocks (lines)
 - A data word is 4-byte
 - A block is 32-byte (8 words per block)
 - 4-way Set-Associative
- We load a word from 0x77FF1C68
- 1st step: Calculate how many sets exist
 8 blocks / 4 entries per set = 2 sets



- We have a cache that has following configuration
 - Consists of 8 cache blocks (lines)
 - A data word is 4-byte
 - A block is 32-byte (8 words per block)
 - 4-way Set-Associative
- We load a word from 0x77FF1C68



• 2nd step: Find data block no. that the word belongs to

Offset within a data word

0x77FF1C68 = 0111 0111 1111 1111 0001 1100 0110 1000

Each data word's offset within a block (2nd word in a block)


- We have a cache that has following configuration
 - Consists of 8 cache blocks (lines)
 - A data word is 4-byte
 - A block is 32-byte (8 words per block)
 - 4-way Set-Associative
- We load a word from 0x77FF1C68
- 3rd step: Map the block no. to cache block no.

pick any available block within set 1 cache blocks

set no. 0 1

- We have a cache that has following configuration
 - Consists of 8 cache blocks (lines)
 - A data word is 4-byte
 - A block is 32-byte (8 words per block)
 - Fully-Associative
- We load a word from 0x77FF1C68

pick any available block



1st and all step: Find any available cache block and map

Cache Replacement Policy

- When loading a new block (on miss), if the cache is already full, which block should be replaced (in the set)?
 - Random: Replace a randomly chosen line
 - FIFO: Replace the oldest line
 - LRU (Least Recently Used): Replace the least recently used line
 - Many others: Round Robin, LIFO, MRU, etc...

Cache configuration:

Size: 4 blocks

Mapping: fully-associative

Replacement: LRU

Mem access sequence: (each character indicates a block address)

ABCDCDECG

Accesses	Accesses		В	С	D	С	D	Е	С	G
priority order	0 (MRU)	Α								
order (LRU)	1									
	2									
	3 (LRU)									
cache miss		m								

Cache configuration:

Size: 4 blocks

Mapping: fully-associative

- Mem access sequence: (each character indicates a block address)
 - ABCDCDECG

Accesses	Accesses		В	С	D	С	D	E	С	G
priority order	0 (MRU)	Α	В							
order (LRU)	1		Α							
	2									
	3 (LRU)									
cache miss		m	m							

Cache configuration:

Size: 4 blocks

Mapping: fully-associative

- Mem access sequence: (each character indicates a block address)
 - ABCDCDECG

Accesses		А	В	С	D	С	D	Е	С	G
priority order	0 (MRU)	Α	В	С						
order (LRU)	1		A	В						
	2			Α						
	3 (LRU)									
cache miss		m	m	m						

Cache configuration:

Size: 4 blocks

Mapping: fully-associative

- Mem access sequence: (each character indicates a block address)
 - ABCDCDECG

Accesses	Accesses		В	С	D	С	D	Е	С	G
priority order	0 (MRU)	Α	В	С	D					
order (LRU)	1		Α	В	С					
	2			Α	В					
	3 (LRU)				Α					
cache miss		m	m	m	m					

Cache configuration:

Size: 4 blocks

Mapping: fully-associative

- Mem access sequence: (each character indicates a block address)
 - ABCDCDECG

Accesses	Accesses		В	С	D	С	D	E	С	G
priority order	0 (MRU)	Α	В	С	D	C				
order (LRU)	1		Α	В	c	D				
	2			Α	В	В				
	3 (LRU)				Α	Α				
cache miss		m	m	m	m	h				

Cache configuration:

Size: 4 blocks

Mapping: fully-associative

- Mem access sequence: (each character indicates a block address)
 - ABCDCDECG

Accesses		А	В	С	D	С	D	Е	С	G	
priority	0 (MRU)	Α	В	С	D	С	D				
order (LRU)	1		А	В	С	D'	С				
	2			А	В	В	В				
	3 (LRU)				Α	Α (A	LRU	to b	e re	placed for E
cache mi	SS	m	m	m	m	h	h				

Cache configuration:

Size: 4 blocks

Mapping: fully-associative

Replacement: LRU

Mem access sequence: (each character indicates a block address)

- ABCDCDECG

Accesses	Accesses		В	С	D	С	D	Е	С	G
priority order	0 (MRU)	Α	В	С	D	С	D	E		
order (LRU)	1		Α	В	С	D	С	D		
	2			Α	В	В	В	С		
	3 (LRU)				Α	Α	Α	В		
cache miss		m	m	m	m	h	h	m		

Cache configuration:

Size: 4 blocks

Mapping: fully-associative

Replacement: LRU

Mem access sequence: (each character indicates a block address)

- ABCDCDECG

Accesses		А	В	С	D	С	D	Ε	С	G	
priority	0 (MRU)	А	В	С	D	С	D	Е	C		
order (LRU)	1		Α	В	С	D	С	D	E		
	2			Α	В	В	В	c'	D		
	3 (LRU)				Α	Α	Α	В	В		to be aced for G
cache mi	SS	m	m	m	m	h	h	m	h		

Cache configuration:

Size: 4 blocks

Mapping: fully-associative

- Mem access sequence: (each character indicates a block address)
 - ABCDCDECG


Accesses		А	В	С	D	С	D	Е	С	G
priority	0 (MRU)	Α	В	С	D	С	D	E	C	G
order (LRU)	1		Α	В	С	D	С	D	E	C
	2			Α	В	В	В	С	D	E
	3 (LRU)				А	Α	Α	В	В	D
cache miss		m	m	m	m	h	h	m	h	m

Cache Policies: Cases

- Allocation policy: do we allocate a block in cache for the missed data?
- Read policies:
 - Read Hit: this is what we want. Only one data read from the cache.
 - Read Miss: needs to fetch from lower level, but just write to the register once after that
 - read-allocate (with replacement policy) vs. no-read-allocate (i.e., cache bypassing)
- Write policies (only for the data cache): consistency & performance tradeoffs
 - Write Hit: <u>behavior and number of writes depends on write policy</u>
 - Write-through vs. write-back vs. write-evict
 - Write Miss: needs to first read from lower level, then apply write policies
 - Write-allocate (with replacement policy): Write-through vs. Write-back
 - No-write-allocate (bypassing): Write-evict

Write Policy: Write-back


- Write-back: inconsistent with lower level
 - The value is written only to the cache line.
 - The modified (dirty) cache line is written to the lower level only when it is evicted.
 - 1 dirty bit is needed for each cache line.
 - A write-back buffer to update lower level with evicted dirty blocks
 - Must write <u>a full block</u> at this point since we do not know which word is modified
 - Example: assume cache block containing word address A is initially in the cache



Write Policy: Write-back

- Write-back: inconsistent with lower level
 - The value is written only to the cache line.
 - The modified (dirty) cache line is written to the lower level only when it is evicted.
 - 1 dirty bit is needed for each cache line.
 - A write-back buffer to update lower level with evicted dirty blocks
 - Must write <u>a full block</u> at this point since we do not know which word is modified
 - Example: assume cache block containing word address A is initially in the cache

A few cycles later...



If A was not modified (dirty bit = 0) when replaced, A is not updated to lower mem

L1 is full and A is selected to be replaced by B



Let us Conclude

Why do we use multiple cache ways?

Redundancy, flexibility

What is overhead of set associative caches?

Delay, area, cost

Let us Conclude

What are the 3 C's of cache misses?

Compulsory, Capacity, Conflict

What are some replacement policies?

Random, FIFO, LRU, LFU, Round Robin ...

SAN JOSÉ STATE UNIVERSITY powering SILICON VALLEY