C H A P T E R 1

SOLUTIONS

1

CHAPTER 1

Exercise 1.1

- (a) Biologists study cells at many levels. The cells are built from organelles such as the mitochondria, ribosomes, and chloroplasts. Organelles are built of macromolecules such as proteins, lipids, nucleic acids, and carbohydrates. These biochemical macromolecules are built simpler molecules such as carbon chains and amino acids. When studying at one of these levels of abstraction, biologists are usually interested in the levels above and below: what the structures at that level are used to build, and how the structures themselves are built.
- (b) The fundamental building blocks of chemistry are electrons, protons, and neutrons (physicists are interested in how the protons and neutrons are built). These blocks combine to form atoms. Atoms combine to form molecules. For example, when chemists study molecules, they can abstract away the lower levels of detail so that they can describe the general properties of a molecule such as benzene without having to calculate the motion of the individual electrons in the molecule.

Exercise 1.2

(a) Automobile designers use hierarchy to construct a car from major assemblies such as the engine, body, and suspension. The assemblies are constructed from subassemblies; for example, the engine contains cylinders, fuel injectors, the ignition system, and the drive shaft. Modularity allows components to be swapped without redesigning the rest of the car; for example, the seats can be cloth, leather, or leather with a built in heater depending on the model of the vehicle, so long as they all mount to the body in the same place. Regularity involves the use of interchangeable parts and the sharing of parts between different vehicles; a 65R14 tire can be used on many different cars.

2

SOLUTIONS

chapter 1

(b) Businesses use hierarchy in their organization chart. An employee reports to a manager, who reports to a general manager who reports to a vice president who reports to the president. Modularity includes well-defined interfaces between divisions. The salesperson who spills a coke in his laptop calls a single number for technical support and does not need to know the detailed organization of the information systems department. Regularity includes the use of standard procedures. Accountants follow a well-defined set of rules to calculate profit and loss so that the finances of each division can be combined to determine the finances of the company and so that the finances of the company can be reported to investors who can make a straightforward comparison with other companies.

Exercise 1.3

Ben can use a hierarchy to design the house. First, he can decide how many bedrooms, bathrooms, kitchens, and other rooms he would like. He can then jump up a level of hierarchy to decide the overall layout and dimensions of the house. At the top-level of the hierarchy, he material he would like to use, what kind of roof, etc. He can then jump to an even lower level of hierarchy to decide the specific layout of each room, where he would like to place the doors, windows, etc. He can use the principle of regularity in planning the framing of the house. By using the same type of material, he can scale the framing depending on the dimensions of each room. He can also use regularity to choose the same (or a small set of) doors and windows for each room. That way, when he places a new door or window he need not redesign the size, material, layout specifications from scratch. This is also an example of modularity: once he has designed the specifications for the windows in one room, for example, he need not respecify them when he uses the same windows in another room. This will save him both design time and, thus, money. He could also save by buying some items (like windows) in bulk.

Exercise 1.4

An accuracy of +/- 50 mV indicates that the signal can be resolved to 100 mV intervals. There are 50 such intervals in the range of 0-5 volts, so the signal represents $\log_2 50 = 5.64$ bits of information.

Exercise 1.5

(a) The hour hand can be resolved to 12 * 4 = 48 positions, which represents $\log_2 48 = 5.58$ bits of information. (b) Knowing whether it is before or after noon adds one more bit.

3

Exercise 1.6

Each digit conveys $\log_2 60 = 5.91$ bits of information. $4000_{10} = 1.640_{60}$ (1 in the 3600 column, 6 in the 60's column, and 40 in the 1's column).

Exercise 1.7

 $2^{16} = 65.536$ numbers.

Exercise 1.8

$$2^{32}$$
-1 = 4.294.967.295

Exercise 1.9

(a)
$$2^{16}$$
-1 = 65535; (b) 2^{15} -1 = 32767; (c) 2^{15} -1 = 32767

Exercise 1.10

(a)
$$2^{32}$$
-1 = 4,294,967,295; (b) 2^{31} -1 = 2,147,483,647; (c) 2^{31} -1 = 2,147,483,647

Exercise 1.11

(a) 0; (b)
$$-2^{15} = -32768$$
; (c) $-(2^{15}-1) = -32767$

Exercise 1.12

(a) 0; (b)
$$-2^{31} = -2.147.483.648$$
; (c) $-(2^{31}-1) = -2.147.483.647$;

Exercise 1.13

(a) 10; (b) 54; (c) 240; (d) 2215

Exercise 1.14

(a) 14; (b) 36; (c) 215; (d) 15,012

Exercise 1.15

(a) A; (b) 36; (c) F0; (d) 8A7

Exercise 1.16

chapter 1

(a) E; (b) 24; (c) D7; (d) 3AA4

Exercise 1.17

(a) 165; (b) 59; (c) 65535; (d) 3489660928

Exercise 1.18

(a) 78; (b) 124; (c) 60,730; (d) 1,077,915, 649

Exercise 1.19

- (a) 10100101; (b) 00111011; (c) 111111111111111;

Exercise 1.20

Exercise 1.21

Exercise 1.22

(a) -2 (-8+4+2=-2 or magnitude = 0001+1=0010: thus, -2); (b) -29 (-32+2+1=-29 or magnitude = 011100+1=011101: thus, -29); (c) 78; (d) -75

Exercise 1.23

Exercise 1.24

(a) -6; (b) -3; (c) 78; (d) -53

Exercise 1.25

(a) 101010; (b) 111111; (c) 11100101; (d) 1101001101

5

```
Exercise 1.26
```

(a) 1110; (b) 110100; (c) 101010011; (d) 1011000111

Exercise 1.27

(a) 2A; (b) 3F; (c) E5; (d) 34D

Exercise 1.28

(a) E; (b) 34; (c) 153; (d) 2C7;

Exercise 1.29

(a) 00101010; (b) 11000001; (c) 01111100; (d) 10000000; (e) overflow

Exercise 1.30

(a) 00011000; (b) 11000101; (c) overflow; (d) overflow; (e) 01111111\

Exercise 1.31

00101010; (b) 101111111; (c) 01111100; (d) overflow; (e) overflow

Exercise 1.32

(a) 00011000; (b) 10111011; (c) overflow; (d) overflow; (e) 01111111

Exercise 1.33

(a) 00000101; (b) 11111010

Exercise 1.34

(a) 00000111; (b) 11111001

Exercise 1.35

(a) 00000101; (b) 00001010

Exercise 1.36

(a) 00000111; (b) 00001001

6

SOLUTIONS

chapter 1

(a) 52; (b) 77; (c) 345; (d) 1515

Exercise 1.38

(a) 0o16; (b) 0o64; (c) 0o339; (d) 0o1307

Exercise 1.39

(a) 100010_2 , 22_{16} , 34_{10} ; (b) 110011_2 , 33_{16} , 51_{10} ; (c) 010101101_2 , AD_{16} , 173_{10} ; (d) 011000100111_2 , 627_{16} , 1575_{10}

Exercise 1.40

(a) 0b10011; 0x13; 19; (b) 0b100101; 0x25; 37; (c) 0b11111001; 0xF9; 249; (d) 0b10101110000; 0x570; 1392

Exercise 1.41

15 greater than 0, 16 less than 0; 15 greater and 15 less for sign/magnitude

Exercise 1.42

(26-1) are greater than 0; 26 are less than 0. For sign/magnitude numbers, (26-1) are still greater than 0, but (26-1) are less than 0.

Exercise 1.43

4, 8

Exercise 1.44

8

Exercise 1.45

5,760,000

Exercise 1.46

 $(5 \times 109 \text{ bits/second})(60 \text{ seconds/minute})(1 \text{ byte/8 bits}) = 3.75 \times 1010 \text{ bytes}$

Exercise 1.47

46.566 gigabytes

7


Exercise 1.48

2 billion


Exercise 1.49

128 kbits

Exercise 1.50



Exercise 1.51



Exercise 1.52

(a) 1101; (b) 11000 (overflows)

8

```
SOLUTIONS
```

chapter 1

(a) 11011101; (b) 110001000 (overflows)

Exercise 1.54

(a) 11012, no overflow; (b) 10002, no overflow

Exercise 1.55

(a) 11011101; (b) 110001000

Exercise 1.56

```
(a) 010000 + 001001 = 011001;
```

- (b) 011011 + 011111 = 111010 (overflow);
- (c) 111100 + 010011 = 001111;
- (d) 000011 + 100000 = 100011;
- (e) 110000 + 110111 = 100111;
- (f) 100101 + 100001 = 000110 (overflow)

Exercise 1.57

- (a) 000111 + 001101 = 010100
- (b) 010001 + 011001 = 101010, overflow
- (c) 100110 + 001000 = 101110
- (d) 011111 + 110010 = 010001
- (e) 101101 + 101010 = 010111, overflow
- (f) 111110 + 100011 = 100001

Exercise 1.58

(a) 10; (b) 3B; (c) E9; (d) 13C (overflow)

Exercise 1.59

(a) 0x2A; (b) 0x9F; (c) 0xFE; (d) 0x66, overflow

Exercise 1.60

```
(a) 01001 - 00111 = 00010; (b) 01100 - 01111 = 11101; (c) 11010 - 01011 = 01111; (d) 00100 - 11000 = 01100
```


```
(a) 010010 + 110100 = 000110; (b) 011110 + 110111 = 010101; (c) 100100 + 111101 = 100001; (d) 110000 + 101011 = 011011, overflow
```

9

Exercise 1.62

(a) 3; (b)
$$011111111$$
; (c) $000000000_2 = -127_{10}$; $111111111_2 = 128_{10}$

Exercise 1.63



Exercise 1.64

(a) 001010001001; (b) 951; (c) 1000101; (d) each 4-bit group represents one decimal digit, so conversion between binary and decimal is easy. BCD can also be used to represent decimal fractions exactly.

Exercise 1.65

- (a) 0011 0111 0001
- (b) 187
- (c) 95 = 10111111
- (d) Addition of BCD numbers doesn't work directly. Also, the representation doesn't maximize the amount of information that can be stored; for example 2 BCD digits requires 8 bits and can store up to 100 values (0-99) unsigned 8-bit binary can store 28 (256) values.

Exercise 1.66

Three on each hand, so that they count in base six.

Exercise 1.67

Both of them are full of it. $42_{10} = 101010_2$, which has 3 1's in its representation.

Exercise 1.68

Both are right.

```
void main(void)
{
  char bin[80];
  int i = 0, dec = 0;

  printf("Enter binary number: ");
  scanf("%s", bin);

  while (bin[i] != 0) {
    if (bin[i] == '0') dec = dec * 2;
    else if (bin[i] == '1') dec = dec * 2 + 1;
    else printf("Bad character %c in the number.\n", bin[i]);
    i = i + 1;
  }
  printf("The decimal equivalent is %d\n", dec);
}
```


```
/* This program works for numbers that don't overflow the
  range of an integer. */
#include <stdio.h>
void main(void)
  int b1, b2, digits1 = 0, digits2 = 0;
  char num1[80], num2[80], tmp, c;
  int digit, num = 0, j;
  printf ("Enter base #1: "); scanf("%d", &b1);
  printf ("Enter base #2: "); scanf("%d", &b2);
  printf ("Enter number in base %d ", b1); scanf("%s", num1);
  while (num1[digits1] != 0) {
     c = num1[digits1++];
     if (c >= 'a' && c <= 'z') c = c + 'A' - 'a';
     if (c >= '0' && c <= '9') digit = c - '0';
     else if (c >= 'A' && c <= 'F') digit = c - 'A' + 10;
     else printf("Illegal character %c\n", c);
     if (digit >= b1) printf("Illegal digit c\n", c);
     num = num * b1 + digit;
  while (num > 0) {
     digit = num % b2;
     num = num / b2;
     num2[digits2++] = digit < 10 ? digit + '0' : digit + 'A' -
10;
  num2[digits2] = 0;
  for (j = 0; j < digits2/2; j++) { // reverse order of digits
     tmp = num2[j];
     num2[j] = num2[digits2-j-1];
     num2[digits2-j-1] = tmp;
  printf("The base %d equivalent is %s\n", b2, num2);
```

12

SOLUTIONS

chapter 1

Exercise 1.72



Exercise 1.73

13

Α	В	С	Υ
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Exercise 1.74

Α	В	С	Υ
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Exercise 1.75

Α	В	С	Υ
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Α	В	A E	3 Y	Α	в	Υ	Α	В	Y
0	0 0 1 0 0 0 1 0	0 0 0 1 1 0 1 1	0 0	0 0 1 1	0 1 0 1	0 1 0 0	0 0 1 1	0 1 0 1	1 1 0 0
Ze	ero	A NC	DR B		ĀB		١	OT A	A
0 0 1 1	B Y 0 0 1 0 0 1 1 0 1 0	A E 0 0 0 0 0 1 1 0 1 1 1 NO	0 1 0 1 0	0 0 1 1	B 0 1 0 1 XOR	Y 0 1 1 0	A 0 0 1 1	B 0 1 0 1	Y 1 1 1 0
Α	_ _	_	1		ı			_ 1	
0 0 1	B Y 0 0 1 0 0 0 1 1	A E 0 0 0 0 1 1 0 1 1	0 0	0 0 1 1	0 1 0 1	Y 0 1 0 1	A 0 0 1 1	0 1 0 1	1 1 0 1
0 0 1 1	0 0 1 0 0 0	0 0 0 1 1 0	0 1 0 0 0 1	0 0 1	0 1 0	0 1 0	0 0 1 1	0 1 0	1 1 0 1
0 0 1 1 Al	0 0 1 0 0 0 1 1	0 0 0 1 1 0 1 1	0 1 0 0 0 1 1 OOR	0 0 1	0 1 0 1	0 1 0	0 0 1 1	0 1 0 1	1 1 0 1

Exercise 1.77

$$2^{2^N}$$

Exercise 1.78

$$V_{IL} = 2.5$$
; $V_{IH} = 3$; $V_{OL} = 1.5$; $V_{OH} = 4$; $NM_L = 1$; $NM_H = 1$

Exercise 1.79

No, there is no legal set of logic levels. The slope of the transfer characteristic never is better than -1, so the system never has any gain to compensate for noise.

$$V_{IL} = 2$$
; $V_{IH} = 4$; $V_{OL} = 1$; $V_{OH} = 4.5$; $NM_L = 1$; $NM_H = 0.5$

Exercise 1.81

The circuit functions as a buffer with logic levels V_{IL} = 1.5; V_{IH} = 1.8; V_{OL} = 1.2; V_{OH} = 3.0. It can receive inputs from LVCMOS and LVTTL gates because their output logic levels are compatible with this gate's input levels. However, it cannot drive LVCMOS or LVTTL gates because the 1.2 V_{OL} exceeds the V_{IL} of LVCMOS and LVTTL.


Exercise 1.82

(a) AND gate; (b)
$$V_{IL} = 1.5$$
; $V_{IH} = 2.25$; $V_{OL} = 0$; $V_{OH} = 3$


Exercise 1.83


(a) XOR gate; (b)
$$V_{IL} = 1.25$$
; $V_{IH} = 2$; $V_{OL} = 0$; $V_{OH} = 3$

Exercise 1.84



Exercise 1.85







Exercise 1.87

XOR


Exercise 1.88

Exercise 1.89





Question 1.1



Question 1.2

4 times. Place 22 coins on one side and 22 on the other. If one side rises, the fake is on that side. Otherwise, the fake is among the 20 remaining. From the group containing the fake, place 8 on one side and 8 on the other. Again, identify which group contains the fake. From that group, place 3 on one side and 3 on the other. Again, identify which group contains the fake. Finally, place 1 coin on each side. Now the fake coin is apparent.

Question 1.3

17 minutes: (1) designer and freshman cross (2 minutes); (2) freshman returns (1 minute); (3) professor and TA cross (10 minutes); (4) designer returns (2 minutes); (5) designer and freshman cross (2 minutes).

CHAPTER 2

Exercise 2.1

(a)
$$Y = \overline{AB} + A\overline{B} + AB$$

(b)
$$Y = \overline{ABC} + ABC$$

(c)
$$Y = \overrightarrow{ABC} + \overrightarrow{ABC} + \overrightarrow{ABC} + \overrightarrow{ABC} + \overrightarrow{ABC}$$

(d)

$$Y = \overrightarrow{ABCD} + \overrightarrow{ABCD}$$

(e)

$$Y = \overrightarrow{ABCD} + \overrightarrow{ABCD}$$

Exercise 2.2

(a)
$$Y = \overline{A}B + A\overline{B} + AB$$

(b)
$$Y = \overline{A}\overline{B}C + \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}\overline{C} + AB\overline{C}$$

(c)
$$Y = \overline{ABC} + AB\overline{C} + ABC$$

(d)
$$Y = \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}CD + \overline{A}BCD + \overline{A}BCD + A\overline{B}\overline{C}\overline{D} + A\overline{B}C\overline{D}$$

(e)
$$Y = \overline{ABCD} + \overline{ABCD}$$

(a)
$$Y = (A + \overline{B})$$

(b)
$$Y = (A + B + \overline{C})(A + \overline{B} + C)(A + \overline{B} + \overline{C})(\overline{A} + B + C)(\overline{A} + B + \overline{C})(\overline{A} + \overline{B} + C)$$
(c)
$$Y = (A + B + \overline{C})(A + \overline{B} + \overline{C})(\overline{A} + \overline{B} + C)$$
(d)
$$Y = (A + \overline{B} + C + D)(A + \overline{B} + C + \overline{D})(A + \overline{B} + \overline{C} + D)(A + \overline{B} + \overline{C} + \overline{D})(\overline{A} + B + C + \overline{D})$$
(e)
$$Y = (A + B + C + \overline{D})(A + \overline{B} + C + D)(\overline{A} + \overline{B} + C + \overline{D})(\overline{A} + \overline{B} + \overline{C} + \overline{D})$$
(e)
$$Y = (A + B + C + \overline{D})(A + B + \overline{C} + D)(A + \overline{B} + C + D)(A + \overline{B} + \overline{C} + \overline{D})(\overline{A} + B + C + D)$$
(for example of the expectation of the ex

Exercise 2.4

(a)
$$Y = A + B$$

(b) $Y = (A + B + C)(\overline{A} + B + \overline{C})(\overline{A} + \overline{B} + \overline{C})$
(c) $Y = (A + B + C)(A + \overline{B} + C)(A + \overline{B} + \overline{C})(\overline{A} + B + C)(\overline{A} + B + \overline{C})$
(d)
$$Y = (A + B + C + \overline{D})(A + \overline{B} + C + D)(A + \overline{B} + C + \overline{D})(\overline{A} + B + C + \overline{D})$$
($\overline{A} + B + \overline{C} + \overline{D}$)($\overline{A} + \overline{B} + C + D$)($\overline{A} + \overline{B} + C + \overline{D}$)($\overline{A} + \overline{B} + \overline{C} + D$)
(e)
$$Y = (A + B + C + D)(A + B + C + \overline{D})(A + B + \overline{C} + D)(A + \overline{B} + C + D)$$
($A + \overline{B} + C + \overline{D}$)($A + \overline{B} + C + \overline{D}$)($A + \overline{B} + C + D$)($A + \overline{B} + C + D$)($A + \overline{B} + C + D$)($A + \overline{B} + \overline{C} + D$)

Exercise 2.5

(a)
$$Y = A + B$$

(b) $Y = \overline{ABC} + ABC$
(c) $Y = \overline{AC} + \overline{AB} + AC$
(d) $Y = \overline{AB} + \overline{BD} + AC\overline{D}$
(e) $Y = \overline{ABCD} + \overline$

(a)
$$Y = A + B$$

(b)
$$Y = A\overline{C} + \overline{A}C + B\overline{C}$$
 or $Y = A\overline{C} + \overline{A}C + \overline{A}B$


(c)
$$Y = AB + \overline{A}\overline{B}C$$

(d)
$$Y = BC + \overline{B}\overline{D}$$


(e)
$$Y = A\overline{B} + \overline{A}BC + \overline{A}CD$$
 or $Y = A\overline{B} + \overline{A}BC + \overline{B}CD$

Exercise 2.7


(a)




(b)





(c)



(d)









Exercise 2.9

(a) Same as 2.7(a)


(b)




(c)





(d)






Exercise 2.10










Exercise 2.11


(e)


(a)












Exercise 2.12

(e)



Exercise 2.13

(a)
$$Y = AC + \overline{B}C$$

(b)
$$Y = \overline{A}$$

(a)
$$Y = AC + \overline{B}C$$

(b) $Y = \overline{A}$
(c) $Y = \overline{A} + \overline{B} \overline{C} + \overline{B} \overline{D} + BD$


(a)
$$Y = \overline{A}B$$

(b)
$$Y = \overline{A} + \overline{B} + \overline{C} = \overline{ABC}$$

(c)
$$Y = A(\overline{B} + \overline{C} + \overline{D}) + \overline{B}\overline{C}\overline{D} = A\overline{B}\overline{C}\overline{D} + \overline{B}\overline{C}\overline{D}$$

Exercise 2.15


(a)



(b)



(c)



Exercise 2.16


(a)
$$Y = B + \overline{AC}$$



(b)
$$Y = \overline{A}B$$



(c)
$$Y = A + \overline{BC} + \overline{DE}$$



Exercise 2.18


(a)
$$Y = \overline{B} + C$$

(b)
$$Y = (A + \overline{C})D + B$$

(c)
$$Y = B\overline{D}E + BD(\overline{A \oplus C})$$


Exercise 2.19

4 gigarows = 4×2^{30} rows = 2^{32} rows, so the truth table has 32 inputs.



Exercise 2.21

Ben is correct. For example, the following function, shown as a K-map, has two possible minimal sum-of-products expressions. Thus, although \overline{ACD} and \overline{BCD} are both prime implicants, the minimal sum-of-products expression does not have both of them.



Exercise 2.22

(a)

(b)

В	С	D	$(B \bullet C) + (B \bullet D)$	B•(C + D)
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	0
1	0	0	0	0
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

(c)


В	С	$(B \bullet C) + (B \bullet \overline{C})$
0	0	0
0	1	0
1	0	1
1	1	1
	0 0 1 1	B C 0 0 0 1 1 0 1 1


Exercise 2.23


B_2	B_1	B_0	$\overline{B_2 \bullet B_1 \bullet B_0}$	$\overline{B}_2 + \overline{B}_1 + \overline{B}_0$
0	0	0	1	1
0	0	1	1	1
0	1	0	1	1
0	1	1	1	1
1	0	0	1	1
1	0	1	1	1
1	1	0	1	1
1	1	1	0	0

Exercise 2.24


$$Y = \overline{AD} + A\overline{BC} + A\overline{CD} + ABCD$$
$$Z = A\overline{CD} + BD$$








Exercise 2.26




$$Y = (\overline{A} + \overline{B})(\overline{C} + \overline{D}) + \overline{E}$$

Exercise 2.27




Exercise 2.28

Two possible options are shown below:



Two possible options are shown below:



Exercise 2.30


Option (a) could have a glitch when A=1, B=1, C=0, and D transitions from 1 to 0. The glitch could be removed by instead using the circuit in option (b).

Option (b) does not have a glitch. Only one path exists from any given input to the output.

Exercise 2.31

$$Y = \overline{A}D + A\overline{B}\overline{C}\overline{D} + BD + CD = A\overline{B}\overline{C}\overline{D} + D(\overline{A} + B + C)$$

Exercise 2.32



Exercise 2.33

The equation can be written directly from the description:

$$E = S\overline{A} + AL + H$$


Exercise 2.34


(a)

S_c						
S_c $D_{1:0}$	^{3:2} 00	01	11	10		
00	1	1	0	1		
01	1	1	0	1		
11	1	1	0	0		
10	0	1	0	0		
$S_c = \overline{D}_3 D_0 + \overline{D}_3 D_2 + \overline{D}_2 \overline{D}_1$						


S _e				
S _e D ₃	3:2 00	01	11	10
00	1	0	0	1
01	0	0	0	0
11	0	0	0	0
10	1	1	0	0
	S _e	$=\overline{D}_{2}\overline{D}_{1}\overline{D}_{1}$	$D_0 + \overline{D}_3 D_1$	\bar{D}_0

S_{d}				
S_d $D_{1:0}$	3:2 00	01	11	10
00	1	0	0	1
01	0	1	0	0
11	1	0	0	0
10	1	1	0	0






(b)



S _e				
S _e D ₃	3:2 00	01	11	10
00	1	0	X	1
01	0	0	Х	0
11	0	0	Х	X
10	1	1	Х	X
			_	

$S_e = D_2 D_0 + D_1 D_0$ S.								
S_g $D_{1:0}$	^{3:2} 00	01	11	10				
00	0	1	X	1				
01	0	0 1		1				
11	1	0	Х	X				
10	1	1	Х	X				
	$S = \bar{I}$	D.D. + D.	D.+ D.D.	+ D.				


S_f							
D _{1:0}	00	01	11	10			
00	1	1	X	1			
01	0	1	Х	1			
11	0	0	Х	Х			
10	0	1	Х	Х			
$S_f = \overline{D}_1 \overline{D}_0 + D_2 \overline{D}_1 + D_2 \overline{D}_0 + D_3$							




Exercise 2.35

Decimal Value	A_3	A_2	A ₁	A_0	D	Р
0	0	0	0	0	0	0
1	0	0	0	1	0	0
2 3	0	0	1	0	0	1
3	0	0	1	1	1	1
4 5	0	1	0	0	0	0
	0	1	0	1	0	1
6	0	1	1	0	1	0
7	0	1	1	1	0	1
8	1	0	0	0	0	0
9	1	0	0	1	1	0
10	1	0	1	0	0	0
11	1	0	1	1	0	1
12	1	1	0	0	1	0
13	1	1	0	1	0	1
14	1	1	1	0	0	0
15	1	1	1	1	1	0

P has two possible minimal solutions:




Hardware implementations are below (implementing the first minimal equation given for P).



A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	Y ₂	Y ₁	Y_0	NONE
0	0	0	0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	1	0	0	0	0
0	0	0	0	0	0	1	X	0	0	1	0
0	0	0	0	0	1	X	X	0	1	0	0
0	0	0	0	1	X	X	X	0	1	1	0
0	0	0	1	X	X	X	X	1	0	0	0
0	0	1	X	X	X	X	X	1	0	1	0
0	1	X	X	X	X	X	X	1	1	0	0
1	Х	Х	Х	Х	X	Х	Х	1	1	1	0

$$\begin{split} Y_2 &= A_7 + A_6 + A_5 + A_4 \\ Y_1 &= A_7 + A_6 + \overline{A_5} \overline{A_4} A_3 + \overline{A_5} \overline{A_4} A_2 \\ Y_0 &= A_7 + \overline{A_6} A_5 + \overline{A_6} \overline{A_4} A_3 + \overline{A_6} \overline{A_4} \overline{A_2} A_1 \\ NONE &= \overline{A_7} \overline{A_6} \overline{A_5} \overline{A_4} \overline{A_3} \overline{A_2} \overline{A_1} \overline{A_0} \end{split}$$




Exercise 2.37

The equations and circuit for $Y_{2:0}$ is the same as in Exercise 2.25, repeated here for convenience.

A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	Y ₂	Y ₁	Y_0
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	X	0	0	1
0	0	0	0	0	1	X	X	0	1	0
0	0	0	0	1	X	X	X	0	1	1
0	0	0	1	X	X	X	X	1	0	0
0	0	1	X	X	X	X	X	1	0	1
0	1	X	X	X	X	X	X	1	1	0
1	X	X	X	X	X	X	X	1	1	1

$$\begin{split} Y_2 &= A_7 + A_6 + A_5 + A_4 \\ Y_1 &= A_7 + A_6 + \overline{A_5} \overline{A_4} A_3 + \overline{A_5} \overline{A_4} A_2 \\ Y_0 &= A_7 + \overline{A_6} A_5 + \overline{A_6} \overline{A_4} A_3 + \overline{A_6} \overline{A_4} \overline{A_2} A_1 \end{split}$$




The truth table, equations, and circuit for $Z_{2:0}$ are as follows.

A ₇	A_6	A ₅	A_4	A_3	A_2	<i>A</i> ₁	A_0	Z_2	Z_1	Z_{0}
0	0	0	0	0	0	1	1	0	0	0
0	0	0	0	0	1	0	1	0	0	0
0	0	0	0	1	0	0	1	0	0	0
0	0	0	1	0	0	0	1	0	0	0
0	0	1	0	0	0	0	1	0	0	0
0	1	0	0	0	0	0	1	0	0	0
1	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	1	1	X	0	0	1
0	0	0	0	1	0	1	X	0	0	1
0	0	0	1	0	0	1	X	0	0	1
0	0	1	0	0	0	1	X	0	0	1
0	1	0	0	0	0	1	X	0	0	1
1	0	0	0	0	0	1	X	0	0	1
0	0	0	0	1	1	X	X	0	1	0
0	0	0	1	0	1	X	Х	0	1	0
0	0	1	0	0	1	Х	X	0	1	0
0	1	0	0	0	1	Х	X	0	1	0
1	0	0	0	0	1	Х	X	0	1	0
0	0	0	1	1	X	Х	X	0	1	1
0	0	1	0	1	X	X	X	0	1	1
0	1	0	0	1	X	X	X	0	1	1
1	0	0	0	1	X	X	X	0	1	1
0	0	1	1	X	X	X	X	1	0	0
0	1	0	1	X	X	X	X	1	0	0
1	0	0	1	X	X	X	Х	1	0	0
0	1	1	Х	X	X	X	Х	1	0	1
1	0	1	Х	X	X	X	Х	1	0	1
1	1	X	Х	Х	X	X	X	1	1	0


$$Z_2 = A_4(A_5 + A_6 + A_7) + A_5(A_6 + A_7) + A_6A_7$$

$$\begin{split} Z_1 &= A_2(A_3 + A_4 + A_5 + A_6 + A_7) + \\ A_3(A_4 + A_5 + A_6 + A_7) + A_6A_7 \end{split}$$

$$\begin{split} Z_0 &= A_1(A_2 + A_3 + A_4 + A_5 + A_6 + A_7) + \\ A_3(A_4 + A_5 + A_6 + A_7) + A_5(A_6 + A_7) \end{split}$$



$$\begin{split} Y_6 &= A_2 A_1 A_0 \\ Y_5 &= A_2 A_1 \\ Y_4 &= A_2 A_1 + A_2 A_0 \\ Y_3 &= A_2 \\ Y_2 &= A_2 + A_1 A_0 \\ Y_1 &= A_2 + A_1 \\ Y_0 &= A_2 + A_1 + A_0 \end{split}$$




Exercise 2.39

$$Y = A + \overline{C \oplus D} = A + CD + \overline{CD}$$

Exercise 2.40

$$Y = \overline{CD}(A \oplus B) + \overline{AB} = \overline{ACD} + \overline{BCD} + \overline{AB}$$

Exercise 2.42



Exercise 2.43

$$t_{pd} = 3t_{pd_NAND2} = 60 \text{ ps}$$


 $t_{cd} = t_{cd_NAND2} = 15 \text{ ps}$


$$\begin{split} t_{pd} &= t_{pd_AND2} + 2t_{pd_NOR2} + t_{pd_NAND2} \\ &= [30 + 2 \ (30) + 20] \text{ ps} \\ &= \textbf{110 ps} \\ t_{cd} &= 2t_{cd_NAND2} + t_{cd_NOR2} \\ &= [2 \ (15) + 25] \text{ ps} \\ &= \textbf{55 ps} \end{split}$$

Exercise 2.45

$$t_{pd} = t_{pd_NOT} + t_{pd_AND3}$$


= 15 ps + 40 ps
= **55 ps**
 $t_{cd} = t_{cd_AND3}$
= **30 ps**





$$t_{pd} = t_{pd_NOR2} + t_{pd_AND3} + t_{pd_NOR3} + t_{pd_NAND2}$$

= [30 + 40 + 45 + 20] ps
= **135 ps**
 $t_{cd} = 2t_{cd_NAND2} + t_{cd_OR2}$
= [2 (15) + 30] ps
= **60 ps**



$$t_{pd} = t_{pd_INV} + 3t_{pd_NAND2} + t_{pd_NAND3}$$


$$= [15 + 3 (20) + 30] \text{ ps}$$

$$= 105 ps$$

$$t_{cd} = t_{cd_NOT} + t_{cd_NAND2}$$

$$= [10 + 15] \text{ ps}$$

$$= 25 ps$$



$$t_{pd_dy} = t_{pd_TRI_AY}$$
$$= 50 ps$$


Note: the propagation delay from the control (select) input to the output is the circuit's critical path:

$$t_{pd_sy} = t_{pd_NOT} + t_{pd_AND3} + t_{pd_TRI_SY}$$

= [30 + 80 + 35] ps
= **145 ps**

However, the problem specified to minimize the delay from data inputs to output, t_{pd_dy} .

Question 2.1



Question 2.2

						Y					
Month	A_3	A_2	A_1	A_0	Y	$A_{1:0}$	^{3:2} 00	01	11	10	1
Jan Feb	0	0	0	1 0	1 0	00	Х	0	1	1	
Mar Apr May	0 0 0	0 1 1	1 0 0	1 0 1	1 0 1	01	1	1	х	0	A ₃ — Y
Jun Jul Aug Sep	0 0 1 1	1 1 0 0	1 1 0 0	0 1 0 1	0 1 1 0	11	1	1	х	0	$A_0 \rightarrow A_0 $
Oct Nov Dec	1 1 1	0 0 1	1 1 0	0 1 0	1 0 1	10	0	0	X	1	
							Y = 2	$\overline{A}_3 A_0 + A_5$	$_{3}\overline{A}_{0}=A_{3}$	• A _o	J

Question 2.3

A tristate buffer has two inputs and three possible outputs: 0, 1, and Z. One of the inputs is the data input and the other input is a control input, often called the *enable* input. When the enable input is 1, the tristate buffer transfers the data input to the output; otherwise, the output is high impedance, Z. Tristate buffers are used when multiple sources drive a single output at different times. One and only one tristate buffer is enabled at any given time.

Question 2.4

- (a) An AND gate is not universal, because it cannot perform inversion (NOT).
- (b) The set {OR, NOT} is universal. It can construct any Boolean function. For example, an OR gate with NOT gates on all of its inputs and output performs the AND operation. Thus, the set {OR, NOT} is equivalent to the set {AND, OR, NOT} and is universal.
- (c) The NAND gate by itself is universal. A NAND gate with its inputs tied together performs the NOT operation. A NAND gate with a NOT gate on its output performs AND. And a NAND gate with NOT gates on its inputs performs OR. Thus, a NAND gate is equivalent to the set {AND, OR, NOT} and is universal.


Question 2.5

A circuit's contamination delay might be less than its propagation delay because the circuit may operate over a range of temperatures and supply voltages, for example, 3-3.6 V for LVCMOS (low voltage CMOS) chips. As temperature increases and voltage decreases, circuit delay increases. Also, the circuit may have different paths (critical and short paths) from the input to the output. A gate itself may have varying delays between different inputs and the output, affecting the gate's critical and short paths. For example, for a two-input NAND gate, a HIGH to LOW transition requires two nMOS transistor delays, whereas a LOW to HIGH transition requires a single pMOS transistor delay.


SOLUTIONS 41


CHAPTER 3

Exercise 3.1




Exercise 3.2







Exercise 3.4



Exercise 3.5





Exercise 3.7

The circuit is sequential because it involves feedback and the output depends on previous values of the inputs. This is a SR latch. When $\overline{S}=0$ and $\overline{R}=1$, the circuit sets Q to 1. When $\overline{S}=1$ and $\overline{R}=0$, the circuit resets Q to 0. When both \overline{S} and \overline{R} are 1, the circuit remembers the old value. And when both \overline{S} and \overline{R} are 0, the circuit drives both outputs to 1.


Exercise 3.8

Sequential logic. This is a D flip-flop with active low asynchronous set and reset inputs. If \overline{S} and \overline{R} are both 1, the circuit behaves as an ordinary D flip-flop. If $\overline{S} = 0$, Q is immediately set to 0. If $\overline{R} = 0$, Q is immediately reset to 1. (This circuit is used in the commercial 7474 flip-flop.)

Exercise 3.9



Exercise 3.10



Exercise 3.11


If *A* and *B* have the same value, *C* takes on that value. Otherwise, *C* retains its old value.

44 s


SOLUTIONS


chapter 3

Exercise 3.12




Exercise 3.13





Exercise 3.15



Exercise 3.16

From
$$\frac{1}{2Nt_{pd}}$$
 to $\frac{1}{2Nt_{cd}}$.

Exercise 3.17

If N is even, the circuit is stable and will not oscillate.

SOLUTIONS

chapter 3

(a) No: no register. (b) No: feedback without passing through a register. (c) Yes. Satisfies the definition. (d) Yes. Satisfies the definition.

Exercise 3.19

The system has at least five bits of state to represent the 24 floors that the elevator might be on.

Exercise 3.20

The FSM has $5^4 = 625$ states. This requires at least 10 bits to represent all the states.

Exercise 3.21

The FSM could be factored into four independent state machines, one for each student. Each of these machines has five states and requires 3 bits, so at least 12 bits of state are required for the factored design.

Exercise 3.22

This finite state machine asserts the output Q for one clock cycle if A is TRUE followed by B being TRUE.

state	encoding ⁸ 1:0
S0	00
S1	01
S2	10

TABLE 3.1 State encoding for Exercise 3.22

curren	i n p	u t s	next state		
<i>s</i> ₁	<i>s</i> ₀	а	b	s' ₁	s ' o
0	0	0	X	0	0
0	0	1	X	0	1

TABLE 3.2 State transition table with binary encodings for Exercise 3.22

curren	i n p	u t s	next state		
<i>s</i> ₁	s ₀	а	b	s' ₁	s' ₀
0	1	X	0	0	0
0	1	X	1	1	0
1	0	X	X	0	0

TABLE 3.2 State transition table with binary encodings for Exercise 3.22

.


curren	output	
<i>s</i> ₁	<i>s</i> ₀	q
0	0	0
0	1	0
1	0	1

TABLE 3.3 Output table with binary encodings for Exercise 3.22

$$S'_{1} = S_{0}B$$

$$S'_{0} = \overline{S_{1}}\overline{S_{0}}A$$

$$Q = S_1$$



48 SOLUTIONS

Exercise 3.23

chapter 3

This finite state machine asserts the output Q when A AND B is TRUE.

state	encoding ⁸ 1:0
S0	00
S1	01
S2	10

TABLE 3.4 State encoding for Exercise 3.23


curren	t state	i n p	u t s	next state		output
<i>s</i> ₁	<i>s</i> ₀	а	b	s ' 1	s ' o	q
0	0	0	X	0	0	0
0	0	1	X	0	1	0
0	1	X	0	0	0	0
0	1	X	1	1	0	0
1	0	1	1	1	0	1
1	0	0	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	0	0	0


TABLE 3.5 Combined state transition and output table with binary encodings for Exercise 3.23

$$S'_{1} = \overline{S_{1}}S_{0}B + S_{1}AB$$

$$S'_{0} = \overline{S_{1}}\overline{S_{0}}A$$

$$Q' = S_1 A B$$





state	encoding ⁸ 1:0
S0	000
S1	001
S2	010

TABLE 3.6 State encoding for Exercise 3.24

state	encoding ⁸ 1:0
S3	100
S4	101
S5	110

TABLE 3.6 State encoding for Exercise 3.24

current state			i n p	u t s	n	next state	
s ₂	<i>s</i> ₁	<i>s</i> 0	t _a	t _b	s ' 2	s ' 1	s' ₀
0	0	0	0	X	0	0	1
0	0	0	1	X	0	0	0
0	0	1	X	X	0	1	0
0	1	0	X	X	1	0	0
1	0	0	X	0	1	0	1
1	0	0	X	1	1	0	0
1	0	1	X	X	1	1	0
1	1	0	X	X	0	0	0

TABLE 3.7 State transition table with binary encodings for Exercise 3.24

$$\begin{split} S_2 &= S_2 \oplus S_1 \\ S_1' &= \overline{S_1} S_0 \\ S_0' &= \overline{S_1} \overline{S_0} (\overline{S_2} \overline{t_a} + S_2 \overline{t_b}) \end{split}$$

current state			outputs				
s ₂	s ₁	s ₀	l _{a 1}	l _{a 0}	l _{b 1}	1 _{b0}	
0	0	0	0	0	1	0	
0	0	1	0	1	1	0	
0	1	0	1	0	1	0	
1	0	0	1	0	0	0	
1	0	1	1	0	0	1	
1	1	0	1	0	1	0	

TABLE 3.8 Output table for Exercise 3.24

$$\begin{split} L_{A1} &= S_1 \overline{S_0} + S_2 \overline{S_1} \\ L_{A0} &= \overline{S_2} S_0 \\ L_{B1} &= \overline{S_2} \overline{S_1} + S_1 \overline{S_0} \\ L_{B0} &= S_2 \overline{S_1} S_0 \end{split} \tag{3.1}$$





FIGURE 3.1 State machine circuit for traffic light controller for Exercise 3.21

chapter 3



state	encoding ⁸ 1:0
S0	000
S1	001
S2	010
S3	100
S4	101

TABLE 3.9 State encoding for Exercise 3.25

current state		input	next state			output	
s ₂	s ₁	s ₀	a	s ' 2	s' ₁	s' ₀	q
0	0	0	0	0	0	0	0
0	0	0	1	0	0	1	0

TABLE 3.10 Combined state transition and output table with binary encodings for Exercise 3.25

сп	current state			next state			output
s ₂	<i>s</i> ₁	<i>s</i> ₀	а	s' ₂	s'1	s' ₀	q
0	0	1	0	0	0	0	0
0	0	1	1	0	1	0	0
0	1	0	0	1	0	0	0
0	1	0	1	1	0	1	0
1	0	0	0	0	0	0	0
1	0	0	1	0	0	1	1
1	0	1	0	1	0	0	1
1	0	1	1	1	0	1	0


TABLE 3.10 Combined state transition and output table with binary encodings for Exercise 3.25

$$S'_2 = \overline{S_2} S_1 \overline{S_0} + S_2 \overline{S_1} S_0$$


$$S'_1 = \overline{S_2} \overline{S_1} S_0 A$$

$$S'_0 = A(\overline{S_2}\overline{S_0} + S_2\overline{S_1})$$

$$Q = S_2 \overline{S_1} \overline{S_0} A + S_2 \overline{S_1} S_0 \overline{A}$$



Exercise 3.26



Note: $\overline{N} \bullet \overline{D} \bullet \overline{Q} = \overline{Nickel} \bullet \overline{Dime} \bullet \overline{Quarter}$

FIGURE 3.2 State transition diagram for soda machine dispense of Exercise 3.23

state	encoding 89:0
S0	000000001
S5	000000010
S10	000000100
S25	000001000
S30	0000010000
S15	0000100000
S20	0001000000
S35	0010000000
S40	0100000000
S45	1000000000

FIGURE 3.3 State Encodings for Exercise 3.26

current state		n e x t		
s	nickel	d i m e	quarter	state s'
S0	0	0	0	S0
S0	0	0	1	S25
S0	0	1	0	S10
S0	1	0	0	S5
S5	0	0	0	S5
S5	0	0	1	S30
S5	0	1	0	S15
S5	1	0	0	S10
S10	0	0	0	S10

TABLE 3.11 State transition table for Exercise 3.26

current		inputs		n e x t
state s	nickel	d i m e	quarter	state s'
S10	0	0	1	S35
S10	0	1	0	S20
S10	1	0	0	S15
S25	X	X	X	S0
S30	X	X	X	S0
S15	0	0	0	S15
S15	0	0	1	S40
S15	0	1	0	S25
S15	1	0	0	S20
S20	0	0	0	S20
S20	0	0	1	S45
S20	0	1	0	S30
S20	1	0	0	S25
S35	X	X	X	S0
S40	X	X	X	S0
S45	X	X	X	S0

TABLE 3.11 State transition table for Exercise 3.26

current state	inputs			nextstate
state	nickel	d i m e	quarter	S
000000001	0	0	0	000000001
000000001	0	0	1	000001000
000000001	0	1	0	000000100
0000000001	1	0	0	000000010

TABLE 3.12 State transition table for Exercise 3.26

current		nextstate		
state s	nickel	d i m e	quarter	s'
000000010	0	0	0	000000010
000000010	0	0	1	0000010000
000000010	0	1	0	0000100000
000000010	1	0	0	000000100
000000100	0	0	0	000000100
000000100	0	0	1	0010000000
000000100	0	1	0	0001000000
000000100	1	0	0	0000100000
000001000	X	X	X	000000001
0000010000	X	X	X	000000001
0000100000	0	0	0	0000100000
0000100000	0	0	1	0100000000
0000100000	0	1	0	000001000
0000100000	1	0	0	0001000000
0001000000	0	0	0	0001000000
0001000000	0	0	1	1000000000
0001000000	0	1	0	0000010000
0001000000	1	0	0	000001000
0010000000	X	X	X	000000001

TABLE 3.12 State transition table for Exercise 3.26

X

X

0000000001

0000000001

X

X

X

X

$$S'_9 = S_6 Q$$

100000000


$$S'_8 = S_5 Q$$

$$S'_{7} = S_{2}Q$$

 $S'_{6} = S_{2}D + S_{5}N + S_{6}NDQ$
 $S'_{5} = S_{1}D + S_{2}N + S_{5}NDQ$
 $S'_{4} = S_{1}Q + S_{6}D$
 $S'_{3} = S_{0}Q + S_{5}D + S_{6}N$
 $S'_{2} = S_{0}D + S_{1}N + S_{2}NDQ$
 $S'_{1} = S_{0}N + S_{1}NDQ$
 $S'_{0} = S_{0}NDQ + S_{3} + S_{4} + S_{7} + S_{8} + S_{9}$
 $Dispense = S_{3} + S_{4} + S_{7} + S_{8} + S_{9}$
 $ReturnNickel = S_{4} + S_{8}$
 $ReturnDime = S_{7} + S_{8}$
 $ReturnTwoDimes = S_{9}$

SOLUTIONS

59



Exercise 3.27




FIGURE 3.4 State transition diagram for Exercise 3.27

current state s _{2:0}	n e x t s t a t e
000	001
001	011
011	010
010	110
110	111
111	101
101	100
100	000

TABLE 3.13 State transition table for Exercise 3.27

$$S_{2} = S_{1}\overline{S_{0}} + S_{2}S_{0}$$

$$S_{1} = \overline{S_{2}}S_{0} + S_{1}\overline{S_{0}}$$

$$S_{0} = \overline{S_{2} \oplus S_{1}}$$

$$Q_{2} = S_{2}$$

$$Q_{1} = S_{1}$$

$$Q_{0} = S_{0}$$




FIGURE 3.5 Hardware for Gray code counter FSM for Exercise 3.27

Exercise 3.28




FIGURE 3.6 State transition diagram for Exercise 3.28

65

current state s _{2:0}	input up	n e x t s t a t e
000	1	001
001	1	011
011	1	010
010	1	110
110	1	111
111	1	101
101	1	100
100	1	000
000	0	100
001	0	000
011	0	001
010	0	011
110	0	010
111	0	110
101	0	111
100	0	101

TABLE 3.14 State transition table for Exercise 3.28

$$\begin{split} S_2 &= UPS_1\overline{S_0} + \overline{UPS_1}\overline{S_0} + S_2S_0 \\ S_1 &= S_1\overline{S_0} + UP\overline{S_2}S_0 + \overline{UP}S_2S_1 \\ S_0 &= UP \oplus S_2 \oplus S_1 \\ Q_2 &= S_2 \\ Q_1 &= S_1 \\ Q_0 &= S_0 \end{split}$$




FIGURE 3.7 Finite state machine hardware for Exercise 3.28

Exercise 3.29




FIGURE 3.8 Waveform showing Z output for Exercise 3.29

(b) This FSM is a Mealy FSM because the output depends on the current value of the input as well as the current state.






FIGURE 3.9 State transition diagram for Exercise 3.29

(Note: another viable solution would be to allow the state to transition from S0 to S1 on $B\overline{A}/0$. The arrow from S0 to S0 would then be $B\overline{A}/0$.)

current state	inpu	ı t s	next state	output
<i>s</i> _{1:0}	b	а	s 1:0	Z
00	X	0	00	0
00	0	1	11	0
00	1	1	01	1
01	0	0	00	0
01	0	1	11	1
01	1	0	10	1
01	1	1	01	1
10	0	X	00	0
10	1	0	10	0

TABLE 3.15 State transition table for Exercise 3.29

current state	inpu	inputs		output
<i>s</i> _{1:0}	b	а	s 1:0	Z
10	1	1	01	1
11	0	0	00	0
11	0	1	11	1
11	1	0	10	1
11	1	1	01	1

TABLE 3.15 State transition table for Exercise 3.29

$$S'_{1} = \overline{B}A(\overline{S_{1}} + S_{0}) + B\overline{A}(S_{1} + \overline{S_{0}})$$

$$S'_{0} = A(\overline{S_{1}} + S_{0} + B)$$

$$Z = BA + S_{0}(A + B)$$




FIGURE 3.10 Hardware for FSM of Exercise 3.26

Note: One could also build this functionality by registering input *A*, producing both the logical AND and OR of input *A* and its previous (registered)

value, and then muxing the two operations using B. The output of the mux is Z: Z = AA prev (if B = 0); Z = A + A prev (if B = 1).

Exercise 3.30




FIGURE 3.11 Factored state transition diagram for Exercise 3.30

current state s _{I:0}	input a	next state s'1:0
00	0	00
00	1	01
01	0	00

TABLE 3.16 State transition table for output Y for Exercise 3.30

current state s _{1:0}	input a	next state s'1:0
01	1	11
11	X	11

TABLE 3.16 State transition table for output *Y* for Exercise 3.30

$\begin{array}{c} \text{current} \\ \text{state} \\ t_{I:0} \end{array}$	input a	next state t'1:0
00	0	00
00	1	01
01	0	01
01	1	10
10	0	10
10	1	11
11	X	11

TABLE 3.17 State transition table for output *X* for Exercise 3.30

$$\begin{split} S_1 &= S_0(S_1 + A) \\ S_0 &= \overline{S_1}A + S_0(S_1 + A) \\ Y &= S_1 \\ \\ T_1 &= T_1 + T_0A \\ T_0 &= A(T_1 + \overline{T_0}) + \overline{A}T_0 + T_1T_0 \\ X &= T_1T_0 \end{split}$$

71




FIGURE 3.12 Finite state machine hardware for Exercise 3.30

Exercise 3.31

This finite state machine is a divide-by-two counter (see Section 3.4.2) when X = 0. When X = 1, the output, Q, is HIGH.

current state		input	n e x t	state
<i>s</i> ₁	<i>s</i> ₀	х	s 1	s ' o
0	0	0	0	1
0	0	1	1	1
0	1	0	0	0


TABLE 3.18 State transition table with binary encodings for Exercise 3.31

current state		input	n e x t	state
<i>s</i> ₁	s ₀	х	s' ₁	s' ₀
0	1	1	1	0
1	X	X	0	1

TABLE 3.18 State transition table with binary encodings for Exercise 3.31

current state		output
s ₁	s ₀	q
0	0	0
0	1	1
1	X	1

TABLE 3.19 Output table for Exercise 3.31



Exercise 3.32

cu	current state		input	next state		e
s ₂	<i>s</i> ₁	<i>s</i> ₀	a	s' ₂	s' ₁	s ' o
0	0	1	0	0	0	1
0	0	1	1	0	1	0
0	1	0	0	0	0	1

TABLE 3.20 State transition table with binary encodings for Exercise 3.32

current state		input	out next state		e	
s ₂	<i>s</i> ₁	s ₀	а	s' ₂	s' ₁	s' ₀
0	1	0	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	1	0	0

TABLE 3.20 State transition table with binary encodings for Exercise 3.32




FIGURE 3.13 State transition diagram for Exercise 3.32

Q asserts whenever A is HIGH for two or more consecutive cycles.

Exercise 3.33

ic:

(a) First, we calculate the propagation delay through the combinational log-

$$t_{pd} = 3t_{pd_XOR}$$

= 3 × 100 ps
= **300 ps**

Next, we calculate the cycle time:

$$T_c \ge t_{pcq} + t_{pd} + t_{setup}$$

 $\ge [70 + 300 + 60] \text{ ps}$
 $= 430 \text{ ps}$
 $f = 1/430 \text{ ps} = 2.33 \text{ GHz}$

(b)
$$T_c \ge t_{pcq} + t_{pd} + t_{\text{setup}} + t_{\text{skew}}$$
 Thus, $t_{\text{skew}} \le T_c - (t_{pcq} + t_{pd} + t_{\text{setup}})$, where $T_c = 1 / 2$ GHz = 500 ps $\le [500 - 430]$ ps = **70 ps**

(c)

First, we calculate the contamination delay through the combinational logic:

$$t_{cd} = t_{cd_XOR}$$

= 55 ps
 $t_{ccq} + t_{cd} > t_{hold} + t_{skew}$
Thus,
 $t_{skew} < (t_{ccq} + t_{cd}) - t_{hold}$
 $< (50 + 55) - 20$
 $< 85 \text{ ps}$

(d)




FIGURE 3.14 Alyssa's improved circuit for Exercise 3.33

First, we calculate the propagation and contamination delays through the combinational logic:

$$t_{pd} = 2t_{pd_XOR} = 2 \times 100 \text{ ps} = 200 ps t_{cd} = 2t_{cd_XOR} = 2 \times 55 \text{ ps} = 110 ps$$

Next, we calculate the cycle time:

$$T_c \ge t_{pcq} + t_{pd} + t_{setup}$$

 $\ge [70 + 200 + 60] \text{ ps}$
 $= 330 \text{ ps}$
 $f = 1 / 330 \text{ ps} = 3.03 \text{ GHz}$

$$t_{\text{skew}} < (t_{ccq} + t_{cd}) - t_{\text{hold}}$$

< (50 + 110) - 20
< **140 ps**

75

Exercise 3.34

- (a) 9.09 GHz
- (b) 15 ps
- (c) 26 ps

Exercise 3.35

(a)
$$T_c = 1 / 40 \text{ MHz} = 25 \text{ ns}$$

 $T_c \ge t_{pcq} + Nt_{\text{CLB}} + t_{\text{setup}}$
 $25 \text{ ns} \ge [0.72 + N(0.61) + 0.53] \text{ ps}$
Thus, N < 38.9
 $N = 38$

(b)
$$t_{\text{skew}} < (t_{ccq} + t_{cd_\text{CLB}}) - t_{\text{hold}}$$

 $< [(0.5 + 0.3) - 0] \text{ ns}$
 $< 0.8 \text{ ns} = 800 \text{ ps}$

Exercise 3.36

1.138 ns

Exercise 3.37

P(failure)/sec =
$$1/\text{MTBF} = 1/(50 \text{ years} * 3.15 \text{ x } 10^7 \text{ sec/year}) = 6.34 \text{ x } 10^{-10}$$
 (EQ 3.26)

P(failure)/sec waiting for one clock cycle: $N*(T_0/T_c)*e^{-(Tc-tsetup)/Tau}$

= 0.5 * (110/1000) *
$$e^{-(1000-70)/100}$$
 = 5.0 x 10⁻⁶

P(failure)/sec waiting for two clock cycles: $N*(T_0/T_c)*[e^{-(Tc-tsetup)/Tau}]^2$

= 0.5 * (110/1000) *
$$[e^{-(1000-70)/100}]^2$$
 = 4.6 x 10⁻¹⁰

This is just less than the required probability of failure (6.34 x 10^{-10}). Thus, **2 cycles** of waiting is just adequate to meet the MTBF.

Exercise 3.38

(a) You know you've already entered metastability, so the probability that the sampled signal is metastable is 1. Thus,

$$P(\text{failure}) = 1 \times e^{-\frac{t}{\tau}}$$

Solving for the probability of still being metastable (failing) to be 0.01:

$$P(\text{failure}) = e^{-\frac{t}{\tau}} = 0.01$$

Thus,

$$t = -\tau \times \ln(P(failure)) = -20 \times \ln((0.01)) = 92$$
 seconds

(b) The probability of death is the chance of still being metastable after 3 minutes

P(failure) =
$$1 \times e^{-(3 \min \times 60 \sec) / 20 \sec} = 0.000123$$

Exercise 3.39

We assume a two flip-flop synchronizer. The most significant impact on the probability of failure comes from the exponential component. If we ignore the T_0/T_c term in the probability of failure equation, assuming it changes little with increases in cycle time, we get:

$$P(\text{failure}) = e^{-\frac{t}{\tau}}$$

$$MTBF = \frac{1}{P(\text{failure})} = e^{\frac{T_c - t_{\text{setup}}}{\tau}}$$

$$\frac{MTBF_2}{MTBF_1} = 10 = e^{\frac{T_{c2} - T_{c1}}{30ps}}$$

Solving for T_{c2} - T_{c1} , we get:

$$T_{c2} - T_{c1} = 69ps$$

Thus, the clock cycle time must increase by **69 ps**. This holds true for cycle times much larger than T0 (20 ps) and the increased time (69 ps).

Exercise 3.40

Alyssa is correct. Ben's circuit does not eliminate metastability. After the first transition on D, D2 is always 0 because as D2 transitions from 0 to 1 or 1 to 0, it enters the forbidden region and Ben's "metastability detector" resets the first flip-flop to 0. Even if Ben's circuit could correctly detect a metastable output, it would asynchronously reset the flip-flop which, if the reset occurred around the clock edge, this could cause the second flip-flop to sample a transitioning signal and become metastable.

Question 3.1




FIGURE 3.15 State transition diagram for Question 3.1

current state	input	nextstate
\$ 5:0	a	s ' 5 : 0
000001	0	000010
000001	1	000001

TABLE 3.21 State transition table for Question 3.1

79

current state	input	nextstate
\$ 5:0	а	s'5:0
000010	0	000010
000010	1	000100
000100	0	001000
000100	1	000001
001000	0	000010
001000	1	010000
010000	0	100000
010000	1	000001
100000	0	000010
100000	1	000001

TABLE 3.21 State transition table for Question 3.1

$$S'_{5} = S_{4}A$$

$$S'_{4} = S_{3}A$$

$$S'_{3} = S_{2}A$$

$$S'_{2} = S_{1}A$$

$$S'_{1} = A(S_{1} + S_{3} + S_{5})$$

$$S'_{0} = A(S_{0} + S_{2} + S_{4} + S_{5})$$

$$Q = S_{5}$$




FIGURE 3.16 Finite state machine hardware for Question 3.1

Question 3.2

The FSM should output the value of A until after the first 1 is received. It then should output the inverse of A. For example, the 8-bit two's complement of the number 6 (00000110) is (11111010). Starting from the least significant bit on the far right, the two's complement is created by outputting the same value of the input until the first 1 is reached. Thus, the two least significant bits of the two's complement number are "10". Then the remaining bits are inverted, making the complete number 11111010.

81




FIGURE 3.17 State transition diagram for Question 3.2

current state	input	nextstate
state s _{1:0}	а	s ' 1 : 0
00	0	00
00	1	01
01	0	11
01	1	10
10	0	11
10	1	10
11	0	11
11	1	10

TABLE 3.22 State transition table for Question 3.2

$$S'_1 = S_1 + S_0$$

 $S'_0 = A \oplus (S_1 + S_0)$

$$Q = S_0$$




FIGURE 3.18 Finite state machine hardware for Question 3.2

Question 3.3

A latch allows input D to flow through to the output Q when the clock is HIGH. A flip-flop allows input D to flow through to the output Q at the clock edge. A flip-flop is preferable in systems with a single clock. Latches are preferable in *two-phase clocking* systems, with two clocks. The two clocks are used to eliminate system failure due to hold time violations. Both the phase and frequency of each clock can be modified independently.

Question 3.4




FIGURE 3.19 State transition diagram for Question 3.4

current state s _{4:0}	next state s'4:0
00000	00001
00001	00010

TABLE 3.23 State transition table for Question 3.4

current state ^s 4:0	next state s'4:0
00010	00011
00011	00100
00100	00101
11110	11111
11111	00000

TABLE 3.23 State transition table for Question 3.4

$$S'_{4} = S_{4} \oplus S_{3}S_{2}S_{1}S_{0}$$

$$S'_{3} = S_{3} \oplus S_{2}S_{1}S_{0}$$

$$S'_{2} = S_{2} \oplus S_{1}S_{0}$$

$$S'_{1} = S_{1} \oplus S_{0}$$

$$S'_{0} = \overline{S_{0}}$$

$$Q_{4:0} = S_{4:0}$$




FIGURE 3.20 Finite state machine hardware for Question 3.4

Question 3.5




FIGURE 3.21 State transition diagram for edge detector circuit of Question 3.5

current state s _{1:0}	input a	next state s'1:0
00	0	00
00	1	01
01	0	00
01	1	10
10	0	00
10	1	10

TABLE 3.24 State transition table for Question 3.5

$$S'_1 = AS_1$$
$$S'_0 = AS_1S_0$$






FIGURE 3.22 Finite state machine hardware for Question 3.5

Question 3.6

Pipelining divides a block of combinational logic into N stages, with a register between each stage. Pipelining increases throughput, the number of tasks that can be completed in a given amount of time. Ideally, pipelining increases throughput by a factor of N. But because of the following three reasons, the

speedup is usually less than N: (1) The combinational logic usually cannot be divided into N equal stages. (2) Adding registers between stages adds delay called the *sequencing overhead*, the time it takes to get the signal into and out of the register, $t_{\text{setup}} + t_{pcq}$. (3) The pipeline is not always operating at full capacity: at the beginning of execution, it takes time to fill up the pipeline, and at the end it takes time to drain the pipeline. However, pipelining offers significant speedup at the cost of little extra hardware.

Question 3.7

A flip-flop with a negative hold time allows D to start changing *before* the clock edge arrives.

Question 3.8

We use a divide-by-three counter (see Example 3.6 on page 155 of the text-book) with A as the clock input followed by a *negative edge-triggered* flip-flop, which samples the input, D, on the negative or falling edge of the clock, or in this case, A. The output is the output of the divide-by-three counter, S_0 , OR the output of the negative edge-triggered flip-flop, N1. Figure 3.24 shows the waveforms of the internal signals, S_0 and N1.




FIGURE 3.23 Hardware for Question 3.8




FIGURE 3.24 Waveforms for Question 3.8

88

SOLUTIONS

chapter 3

Question 3.9


Without the added buffer, the propagation delay through the logic, t_{pd} , must be less than or equal to T_c - (t_{pcq} + $t_{\rm setup}$). However, if you add a buffer to the clock input of the receiver, the clock arrives at the receiver later. The earliest that the clock edge arrives at the receiver is $t_{\rm cd_BUF}$ after the actual clock edge. Thus, the propagation delay through the logic is now given an extra t_{cd_BUF} . So, t_{pd} now must be less than T_c + t_{cd_BUF} - (t_{pcq} + $t_{\rm setup}$).

CHAPTER 4


Note: the HDL files given in the following solutions are available on the textbook's companion website at:

http://textbooks.elsevier.com/9780123704979

Exercise 4.1



Exercise 4.2



86

SOLUTIONS

chapter 4

Exercise 4.3

SystemVerilog

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity xor_4 is
  port(a: in STD_LOGIC_VECTOR(3 downto 0);
      y: out STD_LOGIC);
end;
architecture synth of xor_4 is
begin
  y <= a(3) xor a(2) xor a(1) xor a(0);
end;</pre>
```

Exercise 4.4

ex4_4.tv file:

```
0000_0
0001_1
0010_1
0011_0
0100_1
0101_0
0110_0
0111_1
1000_1
1010_0
1011_1
1100_0
1101_1
1110_1
1111_1
```

87

SystemVerilog

```
module ex4_4_testbench();
 logic
              clk, reset;
  logic [3:0] a;
 logic
            yexpected;
 logic
               y;
  logic [31:0] vectornum, errors;
  logic [4:0] testvectors[10000:0];
  // instantiate device under test
 xor_4 dut(a, y);
  // generate clock
 always
   begin
     clk = 1; #5; clk = 0; #5;
  // at start of test, load vectors
  // and pulse reset
  initial
   begin
     $readmemb("ex4_4.tv", testvectors);
     vectornum = 0; errors = 0;
     reset = 1; #27; reset = 0;
  // apply test vectors on rising edge of clk
  always @(posedge clk)
   begin
      #1; {a, yexpected} =
            testvectors[vectornum];
   end
  // check results on falling edge of clk
   always @(negedge clk)
   if (~reset) begin // skip during reset
      if (y !== yexpected) begin
        $display("Error: inputs = %h", a);
        $display(" outputs = %b (%b expected)",
                y, yexpected);
        errors = errors + 1;
      end
     vectornum = vectornum + 1;
      if (testvectors[vectornum] === 5'bx) begin
       $display("%d tests completed with %d errors",
                vectornum, errors);
        $finish;
      end
   end
endmodule
```

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
use STD.TEXTIO.all;
use work.txt_util.all
entity ex4_4_testbench is -- no inputs or outputs
architecture sim of ex4_4_testbench is
  component sillyfunction
   port(a: in STD_LOGIC_VECTOR(3 downto 0);
        y: out STD_LOGIC);
  end component;
  signal a: STD_LOGIC_VECTOR(3 downto 0);
  signal y, clk, reset: STD_LOGIC;
  signal yexpected: STD_LOGIC;
  constant MEMSIZE: integer := 10000;
  type tvarray is array(MEMSIZE downto 0) of
    STD_LOGIC_VECTOR(4 downto 0);
  signal testvectors: tvarray;
  shared variable vectornum, errors: integer;
 -- instantiate device under test
  dut: xor_4 port map(a, y);
  -- generate clock
 process begin
   clk <= '1'; wait for 5 ns;
   clk <= '0'; wait for 5 ns;
  end process;
 -- at start of test, load vectors
  -- and pulse reset
 process is
   file tv: TEXT;
   variable i, j: integer;
   variable L: line;
   variable ch: character;
 begin
    -- read file of test vectors
    i := 0;
    FILE_OPEN(tv, "ex4_4.tv", READ_MODE);
   while not endfile(tv) loop
     readline(tv, L);
     for j in 4 downto 0 loop
       read(L, ch);
       if (ch = '_') then read(L, ch);
        end if;
        if (ch = '0') then
          testvectors(i)(j) <= '0';
        else testvectors(i)(j) <= '1';</pre>
        end if;
      end loop;
      i := i + 1;
    end loop;
    vectornum := 0; errors := 0;
    reset <= '1'; wait for 27 ns; reset <= '0';
    wait:
  end process;
```

(continued from previous page)

VHDL

```
-- apply test vectors on rising edge of clk
 process (clk) begin
   if (clk'event and clk = '1') then
      a <= testvectors(vectornum)(4 downto 1)
       after 1 ns;
     yexpected <= testvectors(vectornum)(0)</pre>
       after 1 ns;
    end if;
  end process;
  -- check results on falling edge of clk
 process (clk) begin
   if (clk'event and clk = '0' and reset = '0') then
     assert y = yexpected
       report "Error: y = " & STD_LOGIC'image(y);
     if (y \neq yexpected) then
       errors := errors + 1;
      end if;
     vectornum := vectornum + 1;
      if (is_x(testvectors(vectornum))) then
        if (errors = 0) then
          report "Just kidding -- " &
                 integer'image(vectornum) &
                 " tests completed successfully."
                 severity failure;
       else
         report integer'image(vectornum) &
                 " tests completed, errors = " &
                 integer'image(errors)
                 severity failure;
       end if;
     end if;
   end if;
 end process;
end;
```

Exercise 4.5

SystemVerilog

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity minority is
  port(a, b, c: in STD_LOGIC;
      y: out STD_LOGIC;
end;

architecture synth of minority is
begin
  y <= ((not a) and (not b)) or ((not a) and (not c))
      or ((not b) and (not c));
end;</pre>
```

89

Exercise 4.6

SystemVerilog

```
module sevenseg(input logic [3:0] data,
                output logic [6:0] segments);
  always_comb
    case (data)
      11
                          abc_defg
      4'h0: segments = 7'b111_1110;
      4'h1: segments = 7'b011_0000;
      4'h2: segments = 7'b110_1101;
      4'h3: segments = 7'b111_1001;
      4'h4: segments = 7'b011_0011;
      4'h5: segments = 7'b101_1011;
      4'h6: segments = 7'b101_1111;
      4'h7: segments = 7'b111_0000;
      4'h8: segments = 7'b111_1111;
      4'h9: segments = 7'b111 0011;
      4'ha: segments = 7'b111_0111;
      4'hb: segments = 7'b001_1111;
      4'hc: segments = 7'b000_1101;
      4'hd: segments = 7'b011_1101;
      4'he: segments = 7'b100_1111;
      4'hf: segments = 7'b100_0111;
    endcase
endmodule
```

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity seven_seg_decoder is
 port(data:
                in STD_LOGIC_VECTOR(3 downto 0);
       segments: out STD_LOGIC_VECTOR(6 downto 0));
end;
architecture synth of seven_seg_decoder is
begin
 process(all) begin
   case data is
                               abcdefq
                 => segments <= "1111110";
     when X"0"
     when X"1"
                 => segments <= "0110000";
     when X"2"
                 => segments <= "1101101";
     when X"3"
                 => segments <= "1111001";
     when X"4"
                 => segments <= "0110011";
     when X"5"
                 => segments <= "1011011";
     when X"6"
                 => segments <= "10111111";
     when X"7"
                 => segments <= "1110000";
     when X"8" => segments <= "11111111";
     when X"9"
                 => segments <= "1110011";
     when X"A"
                 => segments <= "1110111";
                 => segments <= "0011111";
     when X"B"
     when X"C"
                => segments <= "0001101";
      when X"D" => segments <= "0111101";
      when X"E" => segments <= "1001111";
      when X"F" => segments <= "1000111";
      when others => segments <= "0000000";
    end case;
  end process;
end;
```

Exercise 4.7

ex4_7.tv file:

```
0000_111_110
0001 011 0000
0010_110_1101
0011_111_1001
0100_011_0011
0101_101_1011
0110_101_1111
0111 111 0000
1000_111_1111
1001_111_1011
1010_111_0111
1011_001_1111
1100_000_1101
1101_011_1101
1110_100_1111
1111_100_0111
```

David Money Harris and Sarah L. Harris, Digital Design and Computer Architecture, Second Edition © 2012 by Elsevier Inc. Exercise Solutions

91

Option 1:

SystemVerilog

```
module ex4_7_testbench();
  logic
              clk, reset;
  logic [3:0] data;
 logic [6:0] s_expected;
  logic [6:0] s;
  logic [31:0] vectornum, errors;
 logic [10:0] testvectors[10000:0];
  // instantiate device under test
  sevenseg dut(data, s);
 // generate clock
 always
   begin
     clk = 1; #5; clk = 0; #5;
  // at start of test, load vectors
  // and pulse reset
 initial
   begin
      $readmemb("ex4_7.tv", testvectors);
     vectornum = 0; errors = 0;
     reset = 1; #27; reset = 0;
  // apply test vectors on rising edge of clk
 always @(posedge clk)
   begin
      #1; {data, s_expected} =
           testvectors[vectornum];
  // check results on falling edge of clk
   always @(negedge clk)
    if (~reset) begin // skip during reset
      if (s !== s_expected) begin
        $display("Error: inputs = %h", data);
        $display(" outputs = %b (%b expected)",
               s, s_expected);
        errors = errors + 1;
      vectornum = vectornum + 1;
      if (testvectors[vectornum] === 11'bx) begin
       $display("%d tests completed with %d errors",
               vectornum, errors);
        $finish;
     end
   end
endmodule
```

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
use STD.TEXTIO.all;
use IEEE.STD LOGIC UNSIGNED.all;
use IEEE.STD_LOGIC_ARITH.all;
entity ex4_7_testbench is -- no inputs or outputs
end;
architecture sim of ex4_7_testbench is
 component seven_seg_decoder
 port(data: in STD LOGIC VECTOR(3 downto 0);
       segments: out STD_LOGIC_VECTOR(6 downto 0));
 end component;
 signal data: STD_LOGIC_VECTOR(3 downto 0);
 signal s:
             STD_LOGIC_VECTOR(6 downto 0);
 signal clk, reset: STD_LOGIC;
 signal s_expected: STD_LOGIC_VECTOR(6 downto 0);
 constant MEMSIZE: integer := 10000;
 type tvarray is array(MEMSIZE downto 0) of
   STD_LOGIC_VECTOR(10 downto 0);
 signal testvectors: tvarray;
 shared variable vectornum, errors: integer;
begin
 -- instantiate device under test
 dut: seven_seg_decoder port map(data, s);
 -- generate clock
 process begin
   clk <= '1'; wait for 5 ns;
   clk <= '0'; wait for 5 ns;
 end process;
 -- at start of test, load vectors
 -- and pulse reset
 process is
   file tv: TEXT;
   variable i, j: integer;
   variable L: line;
   variable ch: character;
 begin
    -- read file of test vectors
    i := 0;
   FILE_OPEN(tv, "ex4_7.tv", READ_MODE);
   while not endfile(tv) loop
     readline(tv, L);
     for j in 10 downto 0 loop
       read(L, ch);
       if (ch = '_') then read(L, ch);
        end if;
       if (ch = '0') then
          testvectors(i)(j) <= '0';
       else testvectors(i)(j) <= '1';</pre>
       end if;
      end loop;
     i := i + 1;
    end loop;
```

(continued from previous page)

```
vectornum := 0; errors := 0;
   reset <= '1'; wait for 27 ns; reset <= '0';
   wait;
 end process;
  -- apply test vectors on rising edge of clk
 process (clk) begin
   if (clk'event and clk = '1') then
     data <= testvectors(vectornum)(10 downto 7)</pre>
       after 1 ns;
    s_expected <= testvectors(vectornum)(6 downto 0)</pre>
       after 1 ns;
   end if;
 end process;
  -- check results on falling edge of clk
 process (clk) begin
   if (clk'event and clk = '0' and reset = '0') then
     assert s = s_expected
       report "data = " &
          integer'image(CONV_INTEGER(data)) &
          "; s = " &
         integer'image(CONV_INTEGER(s)) &
          "; s_expected = " &
          integer'image(CONV_INTEGER(s_expected));
      if (s /= s_expected) then
       errors := errors + 1;
      end if;
     vectornum := vectornum + 1;
     if (is_x(testvectors(vectornum))) then
       if (errors = 0) then
         report "Just kidding -- " &
                 integer'image(vectornum) &
                 " tests completed successfully."
                 severity failure;
       else
          report integer'image(vectornum) &
                 " tests completed, errors = " &
                 integer'image(errors)
                 severity failure;
       end if;
     end if;
   end if;
 end process;
end;
```

93

Option 2 (VHDL only):

```
VHDL
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
use STD.TEXTIO.all;
use work.txt_util.all;
entity ex4_7_testbench is -- no inputs or outputs
end;
architecture sim of ex4 7 testbench is
  component seven_seg_decoder
              in STD_LOGIC_VECTOR(3 downto 0);
  port(data:
       segments: out STD_LOGIC_VECTOR(6 downto 0));
  end component;
  signal data: STD_LOGIC_VECTOR(3 downto 0);
  signal s: STD_LOGIC_VECTOR(6 downto 0);
  signal clk, reset: STD_LOGIC;
  signal s_expected: STD_LOGIC_VECTOR(6 downto 0);
  constant MEMSIZE: integer := 10000;
  type tvarray is array(MEMSIZE downto 0) of
    STD_LOGIC_VECTOR(10 downto 0);
  signal testvectors: tvarray;
  shared variable vectornum, errors: integer;
begin
  -- instantiate device under test
 dut: seven_seg_decoder port map(data, s);
  -- generate clock
  process begin
   clk <= '1'; wait for 5 ns;
    clk <= '0'; wait for 5 ns;
  end process;
  -- at start of test, load vectors
  -- and pulse reset
  process is
    file tv: TEXT;
    variable i, j: integer;
    variable L: line;
    variable ch: character;
  begin
    -- read file of test vectors
    i := 0;
    FILE OPEN(tv, "ex4 7.tv", READ MODE);
    while not endfile(tv) loop
     readline(tv, L);
      for j in 10 downto 0 loop
        read(L, ch);
       if (ch = '_') then read(L, ch);
        end if;
        if (ch = '0') then
          testvectors(i)(j) <= '0';</pre>
        else testvectors(i)(j) <= '1';</pre>
       end if;
      end loop;
      i := i + 1;
    end loop;
    vectornum := 0; errors := 0;
    reset <= '1'; wait for 27 ns; reset <= '0';
```

```
wait;
  end process;
  -- apply test vectors on rising edge of clk
  process (clk) begin
    if (clk'event and clk = '1') then
      data <= testvectors(vectornum)(10 downto 7)
        after 1 ns;
    s expected <= testvectors(vectornum)(6 downto 0)
        after 1 ns;
    end if;
  end process;
  -- check results on falling edge of clk
  process (clk) begin
   if (clk'event and clk = '0' and reset = '0') then
      assert s = s_expected
        report "data = " & str(data) &
          "; s = " & str(s) &
          "; s_expected = " & str(s_expected);
      if (s /= s_expected) then
        errors := errors + 1;
      end if;
      vectornum := vectornum + 1;
      if (is_x(testvectors(vectornum))) then
        if (errors = 0) then
          report "Just kidding -- " &
                 integer'image(vectornum) &
                 " tests completed successfully."
                 severity failure;
        else
          report integer'image(vectornum) &
                 " tests completed, errors = " &
                 integer'image(errors)
                 severity failure;
        end if;
      end if;
    end if;
  end process;
end;
```

94

SOLUTIONS

chapter 4

Exercise 4.8

SystemVerilog

```
module mux8
  #(parameter width = 4)
  (input logic [width-1:0] d0, d1, d2, d3,
                             d4, d5, d6, d7,
    input logic [2:0]
    output logic [width-1:0] y);
   always_comb
    case (s)
      0: y = d0;
      1: y = d1;
      2: y = d2;
      3: y = d3;
       4: y = d4;
      5: y = d5;
       6: y = d6;
      7: y = d7;
     endcase
endmodule
```

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux8 is
 generic(width: integer := 4);
 port(d0,
      d1,
      d2,
      d3,
      d4,
      d5,
      d6,
      d7: in STD_LOGIC_VECTOR(width-1 downto 0);
      s: in STD_LOGIC_VECTOR(2 downto 0);
       y: out STD_LOGIC_VECTOR(width-1 downto 0));
end;
architecture synth of mux8 is
begin
 with s select y <=
   d0 when "000",
   d1 when "001",
   d2 when "010",
   d3 when "011",
   d4 when "100",
   d5 when "101",
   d6 when "110",
   d7 when others;
end;
```

95

SystemVerilog

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity ex4_9 is
 port(a,
      b,
      c: in STD_LOGIC;
      y: out STD_LOGIC_VECTOR(0 downto 0));
end;
architecture struct of ex4_9 is
 component mux8
   generic(width: integer);
 port(d0, d1, d2, d3, d4, d5, d6,
      d7: in STD_LOGIC_VECTOR(width-1 downto 0);
      s: in STD_LOGIC_VECTOR(2 downto 0);
      y: out STD_LOGIC_VECTOR(width-1 downto 0));
 end component;
 signal sel: STD_LOGIC_VECTOR(2 downto 0);
begin
  sel <= a & b & c;
 mux8_1: mux8 generic map(1)
             sel, y);
end;
```

96

SOLUTIONS

chapter 4

Exercise 4.10

SystemVerilog

```
module ex4_10
   (input logic a, b, c,
    output logic y);
   \max 4 \#(1) \max 4_1( \sim c, c, 1'b1, 1'b0, \{a, b\}, y);
endmodule
module mux4
  #(parameter width = 4)
   (input logic [width-1:0] d0, d1, d2, d3, input logic [1:0] s,
    output logic [width-1:0] y);
   always_comb
     case (s)
       0: y = d0;
       1: y = d1;
       2: y = d2;
       3: y = d3;
     endcase
endmodule
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity ex4_10 is
 port(a,
       b,
       c: in STD_LOGIC;
       y: out STD_LOGIC_VECTOR(0 downto 0));
end;
architecture struct of ex4_10 is
  component mux4
   generic(width: integer);
   port(d0, d1, d2,
       d3: in STD_LOGIC_VECTOR(width-1 downto 0);
         s: in STD_LOGIC_VECTOR(1 downto 0);
         y: out STD_LOGIC_VECTOR(width-1 downto 0));
  end component;
  signal cb:
                  STD_LOGIC_VECTOR(0 downto 0);
  signal c_vect: STD_LOGIC_VECTOR(0 downto 0);
  signal sel:
                  STD_LOGIC_VECTOR(1 downto 0);
begin
  c_vect(0) <= c;
  cb(0) <= not c;
  sel <= (a & b);
 mux4_1: mux4 generic map(1)
             port map(cb, c_vect, "1", "0", sel, y);
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux4 is
 generic(width: integer := 4);
  port(d0,
       d1,
       d2,
       d3: in STD_LOGIC_VECTOR(width-1 downto 0);
       s: in STD_LOGIC_VECTOR(1 downto 0);
       y: out STD_LOGIC_VECTOR(width-1 downto 0));
end;
architecture synth of mux4 is
begin
 with s select y <=
   d0 when "00",
   d1 when "01",
   d2 when "10",
    d3 when others;
end;
```

97

Exercise 4.11

A shift register with feedback, shown below, cannot be correctly described with blocking assignments.



Exercise 4.12

SystemVerilog

```
module priority(input logic [7:0] a,
                output logic [7:0] y);
  always_comb
    casez (a)
     8'b1????????: y = 8'b10000000;
     8'b01???????: y = 8'b01000000;
     8'b001??????: y = 8'b00100000;
     8'b0001?????: y = 8'b00010000;
      8'b00001???: y = 8'b00001000;
     8'b000001??: y = 8'b00000100;
     8'b0000001?: y = 8'b00000010;
      8'b00000001: y = 8'b00000001;
     default:
                y = 8'b00000000;
    endcase
endmodule
```

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity priority is
               in STD_LOGIC_VECTOR(7 downto 0);
 port(a:
      y: out STD_LOGIC_VECTOR(7 downto 0));
end;
architecture synth of priority is
begin
 process(all) begin
   if a(7) = '1' then y \le "10000000";
   elsif a(6) = '1' then y \le "01000000";
   elsif a(5) = '1' then y \le "00100000";
   elsif a(4) = '1' then y <= "00010000";
   elsif a(3) = '1' then y <= "00001000";
   elsif a(2) = '1' then y \le "00000100";
   elsif a(1) = '1' then y \le "00000010";
   elsif a(0) = '1' then y \le "00000001";
   else
                         y <= "00000000";
   end if;
 end process;
end;
```

SystemVerilog

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity decoder2_4 is
 port(a: in STD_LOGIC_VECTOR(1 downto 0);
      y: out STD_LOGIC_VECTOR(3 downto 0));
end;
architecture synth of decoder2_4 is
begin
 process(all) begin
   case a is
                 => y <= "0001";
     when "00"
     when "01"
                 => y <= "0010";
                 => y <= "0100";
     when "10"
     when "11" => y <= "1000";
     when others => y \ll 0000";
   end case;
 end process;
end;
```

99

SystemVerilog

```
module decoder6_64(input logic [5:0] a,
                   output logic [63:0] y);
 logic [11:0] y2_4;
 decoder2_4 dec0(a[1:0], y2_4[3:0]);
 decoder2_4 dec1(a[3:2], y2_4[7:4]);
 decoder2_4 dec2(a[5:4], y2_4[11:8]);
 assign y[0] = y2_4[0] & y2_4[4] & y2_4[8];
 assign y[1] = y2_4[1] & y2_4[4] & y2_4[8];
 assign y[2] = y2_4[2] & y2_4[4] & y2_4[8];
 assign y[3] = y2_4[3] & y2_4[4] & y2_4[8];
 assign y[4] = y2_4[0] & y2_4[5] & y2_4[8];
 assign y[5] = y2_4[1] & y2_4[5] & y2_4[8];
 assign y[6] = y2_4[2] \& y2_4[5] \& y2_4[8];
 assign y[7] = y2_4[3] & y2_4[5] & y2_4[8];
 assign y[8] = y2_4[0] & y2_4[6] & y2_4[8];
 assign y[9] = y2_4[1] \& y2_4[6] \& y2_4[8];
 assign y[10] = y2_4[2] & y2_4[6] & y2_4[8];
 assign y[11] = y2_4[3] & y2_4[6] & y2_4[8];
 assign y[12] = y2_4[0] & y2_4[7] & y2_4[8];
 assign y[13] = y2_4[1] & y2_4[7] & y2_4[8];
 assign y[14] = y2_4[2] & y2_4[7] & y2_4[8];
 assign y[15] = y2_4[3] & y2_4[7] & y2_4[8];
 assign y[16] = y2_4[0] & y2_4[4] & y2_4[9];
 assign y[17] = y2_4[1] & y2_4[4] & y2_4[9];
 assign y[18] = y2_4[2] & y2_4[4] & y2_4[9];
 assign y[19] = y2_4[3] & y2_4[4] & y2_4[9];
 assign y[20] = y2_4[0] & y2_4[5] & y2_4[9];
 assign y[21] = y2_4[1] & y2_4[5] & y2_4[9];
 assign y[22] = y2_4[2] & y2_4[5] & y2_4[9];
 assign y[23] = y2_4[3] & y2_4[5] & y2_4[9];
 assign y[24] = y2_4[0] & y2_4[6] & y2_4[9];
 assign y[25] = y2_4[1] & y2_4[6] & y2_4[9];
 assign y[26] = y2_4[2] \& y2_4[6] \& y2_4[9];
 assign y[27] = y2_4[3] & y2_4[6] & y2_4[9];
 assign y[28] = y2_4[0] & y2_4[7] & y2_4[9];
 assign y[29] = y2_4[1] & y2_4[7] & y2_4[9];
 assign y[30] = y2_4[2] & y2_4[7] & y2_4[9];
 assign y[31] = y2_4[3] & y2_4[7] & y2_4[9];
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity decoder6_64 is
  port(a: in STD_LOGIC_VECTOR(5 downto 0);
       y: out STD_LOGIC_VECTOR(63 downto 0));
end;
architecture struct of decoder6 64 is
 component decoder2_4
   port(a: in STD_LOGIC_VECTOR(1 downto 0);
         y: out STD_LOGIC_VECTOR(3 downto 0));
  end component;
  signal y2_4: STD_LOGIC_VECTOR(11 downto 0);
begin
  dec0: decoder2_4 port map(a(1 downto 0),
                            y2_4(3 downto 0));
  dec1: decoder2_4 port map(a(3 downto 2),
                            y2_4(7 downto 4));
  dec2: decoder2_4 port map(a(5 downto 4),
                             y2_4(11 downto 8));
 y(0) \le y2_4(0) and y2_4(4) and y2_4(8);
 y(1) \le y2_4(1) and y2_4(4) and y2_4(8);
 y(2) \le y2_4(2) and y2_4(4) and y2_4(8);
 y(3) \le y2_4(3) and y2_4(4) and y2_4(8);
 y(4) \le y2_4(0) and y2_4(5) and y2_4(8);
  y(5) \le y2_4(1) and y2_4(5) and y2_4(8);
  y(6) \le y2_4(2) and y2_4(5) and y2_4(8);
 y(7) \le y2_4(3) and y2_4(5) and y2_4(8);
 y(8) \le y2_4(0) and y2_4(6) and y2_4(8);
 y(9) \le y2_4(1) and y2_4(6) and y2_4(8);
 y(10) \le y2_4(2) and y2_4(6) and y2_4(8);
 y(11) \le y2_4(3) and y2_4(6) and y2_4(8);
  y(12) \le y2_4(0) and y2_4(7) and y2_4(8);
 y(13) \le y2_4(1) and y2_4(7) and y2_4(8);
 y(14) \le y2_4(2) and y2_4(7) and y2_4(8);
 y(15) \le y2_4(3) and y2_4(7) and y2_4(8);
 y(16) \le y2_4(0) and y2_4(4) and y2_4(9);
 y(17) \le y2_4(1) and y2_4(4) and y2_4(9);
  y(18) \le y2_4(2) and y2_4(4) and y2_4(9);
  y(19) \le y2_4(3) and y2_4(4) and y2_4(9);
  y(20) \le y2_4(0) and y2_4(5) and y2_4(9);
  y(21) \le y2_4(1) and y2_4(5) and y2_4(9);
  y(22) \le y2_4(2) and y2_4(5) and y2_4(9);
  y(23) \le y2_4(3) and y2_4(5) and y2_4(9);
  y(24) \le y2_4(0) and y2_4(6) and y2_4(9);
  y(25) \le y2_4(1) and y2_4(6) and y2_4(9);
  y(26) \le y2_4(2) and y2_4(6) and y2_4(9);
  y(27) \le y2_4(3) and y2_4(6) and y2_4(9);
  y(28) \le y2_4(0) and y2_4(7) and y2_4(9);
  y(29) \le y2_4(1) and y2_4(7) and y2_4(9);
  y(30) \le y2_4(2) and y2_4(7) and y2_4(9);
  y(31) \le y2_4(3) and y2_4(7) and y2_4(9);
```

(continued from previous page)

SystemVerilog

```
assign y[32] = y2_4[0] & y2_4[4] & y2_4[10];
                                                          y(32) \le y2_4(0) and y2_4(4) and y2_4(10);
 assign y[33] = y2_4[1] & y2_4[4] & y2_4[10];
                                                          y(33) \le y2_4(1) and y2_4(4) and y2_4(10);
 assign y[34] = y2 \ 4[2] \& y2 \ 4[4] \& y2 \ 4[10];
                                                          y(34) \le y2 \ 4(2) and y2 \ 4(4) and y2 \ 4(10);
 assign y[35] = y2_4[3] \& y2_4[4] \& y2_4[10];
                                                          y(35) \le y2_4(3) and y2_4(4) and y2_4(10);
                                                          y(36) \le y2_4(0) and y2_4(5) and y2_4(10);
 assign y[36] = y2_4[0] & y2_4[5] & y2_4[10];
                                                          y(37) \le y2_4(1) and y2_4(5) and y2_4(10);
 assign y[37] = y2_4[1] & y2_4[5] & y2_4[10];
 assign y[38] = y2_4[2] & y2_4[5] & y2_4[10];
                                                          y(38) \le y2_4(2) and y2_4(5) and y2_4(10);
 assign y[39] = y2_4[3] & y2_4[5] & y2_4[10];
                                                          y(39) \le y2_4(3) and y2_4(5) and y2_4(10);
 assign y[40] = y2_4[0] & y2_4[6] & y2_4[10];
                                                          y(40) \le y_2_4(0) and y_2_4(6) and y_2_4(10);
 assign y[41] = y2_4[1] & y2_4[6] & y2_4[10];
                                                          y(41) \le y2_4(1) and y2_4(6) and y2_4(10);
                                                          y(42) \le y2_4(2) and y2_4(6) and y2_4(10);
 assign y[42] = y2_4[2] & y2_4[6] & y2_4[10];
 assign y[43] = y2_4[3] & y2_4[6] & y2_4[10];
                                                          y(43) \le y2_4(3) and y2_4(6) and y2_4(10);
 assign y[44] = y2_4[0] & y2_4[7] & y2_4[10];
                                                          y(44) \le y2_4(0) and y2_4(7) and y2_4(10);
 assign y[45] = y2_4[1] & y2_4[7] & y2_4[10];
                                                          y(45) \le y2_4(1) and y2_4(7) and y2_4(10);
 assign y[46] = y2_4[2] & y2_4[7] & y2_4[10];
                                                          y(46) \le y2_4(2) and y2_4(7) and y2_4(10);
 assign y[47] = y2_4[3] & y2_4[7] & y2_4[10];
                                                          y(47) \le y2_4(3) and y2_4(7) and y2_4(10);
 assign y[48] = y2_4[0] & y2_4[4] & y2_4[11];
                                                          y(48) \le y2_4(0) and y2_4(4) and y2_4(11);
 assign y[49] = y2_4[1] & y2_4[4] & y2_4[11];
                                                         y(49) \le y2_4(1) and y2_4(4) and y2_4(11);
                                                          y(50) \le y2_4(2) and y2_4(4) and y2_4(11);
 assign y[50] = y2_4[2] & y2_4[4] & y2_4[11];
 assign y[51] = y2_4[3] & y2_4[4] & y2_4[11];
                                                          y(51) \le y2_4(3) and y2_4(4) and y2_4(11);
 assign y[52] = y2_4[0] & y2_4[5] & y2_4[11];
                                                          y(52) \le y2_4(0) and y2_4(5) and y2_4(11);
 assign y[53] = y2_4[1] & y2_4[5] & y2_4[11];
                                                          y(53) \le y2_4(1) and y2_4(5) and y2_4(11);
 assign y[54] = y2_4[2] \& y2_4[5] \& y2_4[11];
                                                          y(54) \le y2_4(2) and y2_4(5) and y2_4(11);
 assign y[55] = y2 \ 4[3] \& y2 \ 4[5] \& y2 \ 4[11];
                                                          y(55) \le y(24(3)) and y(24(5)) and y(24(11));
 assign y[56] = y2_4[0] & y2_4[6] & y2_4[11];
                                                          y(56) \le y2_4(0) and y2_4(6) and y2_4(11);
 assign y[57] = y2_4[1] & y2_4[6] & y2_4[11];
                                                          y(57) \le y2_4(1) and y2_4(6) and y2_4(11);
  assign y[58] = y2_4[2] & y2_4[6] & y2_4[11];
                                                          y(58) \le y2_4(2) and y2_4(6) and y2_4(11);
 assign y[59] = y2_4[3] & y2_4[6] & y2_4[11];
                                                          y(59) \le y2_4(3) and y2_4(6) and y2_4(11);
 assign y[60] = y2_4[0] & y2_4[7] & y2_4[11];
                                                          y(60) \le y2_4(0) and y2_4(7) and y2_4(11);
 assign y[61] = y2_4[1] & y2_4[7] & y2_4[11];
                                                          y(61) \le y(24(1)) and y(24(1)) and y(24(11));
 assign y[62] = y2_4[2] \& y2_4[7] \& y2_4[11];
                                                         y(62) \le y2_4(2) and y2_4(7) and y2_4(11);
                                                         y(63) \le y2_4(3) and y2_4(7) and y2_4(11);
 assign y[63] = y2_4[3] & y2_4[7] & y2_4[11];
endmodule
                                                        end;
```

Exercise 4.15

(a) $Y = AC + \overline{A}\overline{B}C$

SystemVerilog

(b) $Y = \overline{A}\overline{B} + \overline{A}B\overline{C} + \overline{(A + \overline{C})}$

SystemVerilog

VHDL

VHDL

(c)
$$Y = \overline{A}\overline{B}\overline{C}\overline{D} + A\overline{B}\overline{C} + A\overline{B}C\overline{D} + ABD + \overline{A}\overline{B}C\overline{D} + B\overline{C}D + \overline{A}$$

SystemVerilog

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity ex4_15c is
  port(a, b, c, d: in STD_LOGIC;
    y:    out STD_LOGIC;
end;

architecture behave of ex4_15c is
begin
  y <= ((not a) and (not b) and (not c) and (not d)) or
        (a and (not b) and (not c)) or
        (a and (not b) and c and (not d)) or
        (a and b and d) or
        ((not a) and (not b) and c and (not d)) or
        (b and (not c) and d) or (not a);
end;</pre>
```

102

SOLUTIONS

chapter 4

Exercise 4.16

SystemVerilog

```
module ex4_16(input logic a, b, c, d, e, output logic y);  assign \ y = \sim (\sim (\sim (a \& b) \& \sim (c \& d)) \& e); \\ endmodule
```

VHDL

SystemVerilog

VHDL

Verilog

```
module ex4_18(input logic a, b, c, d,
                                                        library IEEE; use IEEE.STD_LOGIC_1164.all;
              output logic y);
                                                        entity ex4_18 is
                                                         port(a, b, c, d: in STD_LOGIC;
 always_comb
    casez ({a, b, c, d})
                                                                        out STD_LOGIC);
                                                              y:
      // note: outputs cannot be assigned don't care
      0: y = 1'b0;
      1: y = 1'b0;
                                                        architecture synth of ex4_17 is
       2: y = 1'b0;
                                                        signal vars: STD_LOGIC_VECTOR(3 downto 0);
      3: y = 1'b0;
       4: y = 1'b0;
                                                         vars <= (a & b & c & d);</pre>
       5: y = 1'b0;
                                                         process(all) begin
       6: y = 1'b0;
                                                            case vars is
      7: y = 1'b0;
                                                              -- note: outputs cannot be assigned don't care
                                                             when X"0" => y <= '0';
      8: y = 1'b1;
      9: y = 1'b0;
                                                             when X"1" => y <= '0';
      10: y = 1'b0;
                                                              when X"2" => y <= '0';
      11: y = 1'b1;
                                                              when X"3" => y <= '0';
                                                              when X"4" => y <= '0';
      12: y = 1'b1;
                                                              when X"5" => y <= '0';
      13: y = 1'b1;
     14: y = 1'b0;
                                                              when X"6" => y <= '0';
                                                              when X"7" => y <= '0';
      15: y = 1'b1;
    endcase
                                                              when X"8" => y <= '1';
endmodule
                                                              when X"9" => y <= '0';
                                                              when X"A" => y <= '0';
                                                              when X"B" => y <= '1';
                                                              when X"C" => y <= '1';
                                                             when X"D" => y <= '1';
                                                             when X"E" => y <= '0';
                                                              when X"F" => y <= '1';
                                                              when others => y <= '0';--should never happen
                                                            end case;
                                                          end process;
```

end;

Exercise 4.19

SystemVerilog

```
module ex4_18(input logic [3:0] a,
               output logic
                                    p, d);
  always_comb
    case (a)
       0: \{p, d\} = 2'b00;
       1: \{p, d\} = 2'b00;
        2: \{p, d\} = 2'b10;
       3: \{p, d\} = 2'b11;
       4: \{p, d\} = 2'b00;
       5: \{p, d\} = 2'b10;
        6: \{p, d\} = 2'b01;
       7: \{p, d\} = 2'b10;
       8: \{p, d\} = 2'b00;
       9:
           \{p, d\} = 2'b01;
      10: \{p, d\} = 2'b00;
      11: \{p, d\} = 2'b10;
      12: \{p, d\} = 2'b01;
      13: \{p, d\} = 2'b10;
      14: \{p, d\} = 2'b00;
      15: \{p, d\} = 2'b01;
    endcase
endmodule
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity ex4_18 is
 port(a:
           in STD_LOGIC_VECTOR(3 downto 0);
       p, d: out STD_LOGIC);
end;
architecture synth of ex4_18 is
signal vars: STD_LOGIC_VECTOR(1 downto 0);
begin
 p <= vars(1);
  d <= vars(0);
 process(all) begin
    case a is
      when X"0"
                  => vars <= "00";
      when X"1"
                 => vars <= "00";
      when X"2"
                 => vars <= "10";
      when X"3"
                  => vars <= "11";
      when X"4"
                  => vars <= "00";
      when X"5"
                  => vars <= "10";
      when X"6"
                  => vars <= "01";
      when X"7"
                  => vars <= "10";
                  => vars <= "00";
      when X"8"
      when X"9"
                  => vars <= "01";
      when X"A"
                  => vars <= "00";
      when X"B"
                  => vars <= "10";
      when X"C"
                  => vars <= "01";
      when X"D"
                  => vars <= "10";
      when X"E"
                  => vars <= "00";
      when X"F"
                 => vars <= "01";
      when others => vars <= "00";
    end case;
  end process;
end;
```

106

SOLUTIONS

chapter 4

Exercise 4.20

SystemVerilog

```
module priority_encoder(input logic [7:0] a,
                       output logic [2:0] y,
                       output logic
                                           none);
 always_comb
    casez (a)
      8'b000000000: begin y = 3'd0; none = 1'b1; end
      8'b00000001: begin y = 3'd0; none = 1'b0; end
      8'b0000001?: begin y = 3'd1; none = 1'b0; end
      8'b000001??: begin y = 3'd2; none = 1'b0; end
      8'b00001???: begin y = 3'd3; none = 1'b0; end
      8'b0001????: begin y = 3'd4; none = 1'b0; end
      8'b001?????: begin y = 3'd5; none = 1'b0; end
      8'b01??????: begin y = 3'd6; none = 1'b0; end
      8'b1???????: begin y = 3'd7; none = 1'b0; end
    endcase
endmodule
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity priority_encoder is
             in STD_LOGIC_VECTOR(7 downto 0);
  port(a:
             out STD_LOGIC_VECTOR(2 downto 0);
       у:
       none: out STD_LOGIC);
architecture synth of priority_encoder is
 process(all) begin
   case? a is
      when "00000000" \Rightarrow y <= "000"; none <= '1';
      when "00000001" \Rightarrow y <= "000"; none <= '0';
      when "0000001-" => y <= "001"; none <= '0';
      when "000001--" => y <= "010"; none <= '0';
      when "00001---" \Rightarrow y <= "011"; none <= '0';
      when "0001----" => y <= "100"; none <= '0';
      when "001----" => y <= "101"; none <= '0';
      when "01----" => y <= "110"; none <= '0';
      when "1-----" => y \le "111"; none <= '0';
      when others
                      => y <= "000"; none <= '0';
    end case?;
  end process;
end;
```

SystemVerilog

```
module priority_encoder2(input logic [7:0] a,
                         output logic [2:0] y, z,
                         output logic
                                             none);
  always_comb
  begin
    casez (a)
       8'b000000000: begin y = 3'd0; none = 1'b1; end
       8'b00000001: begin y = 3'd0; none = 1'b0; end
       8'b0000001?: begin y = 3'd1; none = 1'b0; end
       8'b000001??: begin y = 3'd2; none = 1'b0; end
       8'b00001???: begin y = 3'd3; none = 1'b0; end
       8'b0001????: begin y = 3'd4; none = 1'b0; end
       8'b001?????: begin y = 3'd5; none = 1'b0; end
       8'b01??????: begin y = 3'd6; none = 1'b0; end
       8'b1???????: begin y = 3'd7; none = 1'b0; end
    endcase
    casez (a)
      8'b00000011: z = 3'b000;
      8'b00000101: z = 3'b000;
      8'b00001001: z = 3'b000;
      8'b00010001: z = 3'b000;
      8'b00100001: z = 3'b000;
      8'b01000001: z = 3'b0000;
      8'b10000001: z = 3'b000;
      8'b0000011?: z = 3'b001;
      8'b0000101?: z = 3'b001;
      8'b0001001?: z = 3'b001;
      8'b0010001?: z = 3'b001;
      8'b0100001?: z = 3'b001;
      8'b1000001?: z = 3'b001;
      8'b000011??: z = 3'b010;
      8'b000101??: z = 3'b010;
      8'b001001??: z = 3'b010;
      8'b010001??: z = 3'b010;
      8'b100001??: z = 3'b010;
      8'b00011???: z = 3'b011;
      8'b00101????: z = 3'b011;
      8'b01001????: z = 3'b011;
      8'b10001???: z = 3'b011;
      8'b0011????: z = 3'b100;
      8'b0101?????: z = 3'b100;
      8'b1001????: z = 3'b100;
      8'b011??????: z = 3'b101;
      8'b101?????: z = 3'b101;
      8'b11???????: z = 3'b110;
                  z = 3'b000;
      default:
  end
endmodule
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity priority_encoder2 is
  port(a: in STD_LOGIC_VECTOR(7 downto 0);
       y, z: out STD_LOGIC_VECTOR(2 downto 0);
       none: out STD_LOGIC);
end;
architecture synth of priority_encoder is
begin
  process(all) begin
    case? a is
      when "00000000" \Rightarrow v <= "000"; none <= '1';
      when "00000001" => y <= "000"; none <= '0';
      when "0000001-" => y <= "001"; none <= '0';
      when "000001--" => y <= "010"; none <= '0';
      when "00001---" \Rightarrow y <= "011"; none <= '0';
      when "0001----" => y <= "100"; none <= '0';
      when "001----" => y \le "101"; none <= '0';
      when "01----" => y <= "110"; none <= '0';
      when "1-----" => y <= "111"; none <= '0';
                      => y <= "000"; none <= '0';
      when others
    end case?;
    case? a is
      when "00000011" \Rightarrow z <= "000";
      when "00000101" \Rightarrow z <= "000";
      when "00001001" => z <= "000";
      when "00001001" => z <= "000";
      when "00010001" => z <= "000";
      when "00100001" => z <= "000";
      when "01000001" => z <= "000";
      when "10000001" => z <= "000";
      when "0000011-" => z <= "001";
      when "0000101-" => z <= "001";
      when "0001001-" => z <= "001";
      when "0010001-" => z <= "001";
      when "0100001-" => z <= "001";
      when "1000001-" => z <= "001";
      when "000011--" => z <= "010";
      when "000101--" => z <= "010";
      when "001001--" => z <= "010";
      when "010001--" => z <= "010";
      when "100001--" => z <= "010";
      when "00011---" => z <= "011";
      when "00101---" => z <= "011";
      when "01001---" \Rightarrow z <= "011";
      when "10001---" => z <= "011";
      when "0011----" \Rightarrow z <= "100";
      when "0101---" => z <= "100";
      when "1001---" => z <= "100";
      when "011----" => z <= "101";
      when "101----" => z <= "101";
      when "11----" => z <= "110";
      when others
                      => z <= "000";
    end case?;
  end process;
end;
```

108

SOLUTIONS

chapter 4

Exercise 4.22

SystemVerilog

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity thermometer is
  port(a:
             in STD_LOGIC_VECTOR(2 downto 0);
       у:
              out STD_LOGIC_VECTOR(6 downto 0));
end;
architecture synth of thermometer is
begin
  process(all) begin
    case a is
      when "000" \Rightarrow y <= "0000000";
      when "001" => y \le "0000001";
      when "010" \Rightarrow y \Rightarrow "0000011";
      when "011"
                   => y <= "0000111";
      when "100" => y \le "0001111";
      when "101" \Rightarrow y <= "0011111";
      when "110" \Rightarrow y \Leftarrow "0111111";
      when "111" \Rightarrow y <= "11111111";
      when others \Rightarrow y <= "0000000";
    end case;
  end process;
end;
```


SystemVerilog

```
module month31days(input logic [3:0] month,
                   output logic
  always_comb
    casez (month)
                y = 1'b1;
       1:
                y = 1'b0;
       2:
       3:
                y = 1'b1;
       4:
                y = 1'b0;
       5:
                y = 1'b1;
       6:
                y = 1'b0;
       7:
                y = 1'b1;
       8:
                y = 1'b1;
       9:
                y = 1'b0;
       10:
                y = 1'b1;
       11:
                y = 1'b0;
       12:
                y = 1'b1;
       default: y = 1'b0;
    endcase
endmodule
```

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity month31days is
 port(a:
            in STD_LOGIC_VECTOR(3 downto 0);
             out STD_LOGIC);
end;
architecture synth of month31days is
  process(all) begin
    case a is
      when X"1"
                  => y <= '1';
                  => y <= '0';
      when X"2"
      when X"3"
                  => y <= '1';
      when X"4"
                  => y <= '0';
      when X"5"
                  => y <= '1';
      when X"6"
                  => y <= '0';
      when X"7"
                  => y <= '1';
      when X"8"
                  => y <= '1';
      when X"9"
                  => y <= '0';
                  => y <= '1';
      when X"A"
      when X"B"
                  => y <= '0';
      when X"C"
                  => y <= '1';
      when others => y <= '0';
    end case;
  end process;
end;
```

Exercise 4.24






FIGURE 4.1 State transition diagram for Exercise 4.25

Exercise 4.26

SystemVerilog

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity srlatch is
 port(s, r:
                  in STD_LOGIC;
       q, qbar:
                  out STD_LOGIC);
architecture synth of srlatch is
signal qqbar: STD_LOGIC_VECTOR(1 downto 0);
signal sr: STD_LOGIC_VECTOR(1 downto 0);
begin
  q <= qqbar(1);
  qbar <= qqbar(0);
 sr <= s & r;
 process(all) begin
   if s = '1' and r = '0'
      then qqbar <= "10";
    elsif s = '0' and r = '1'
     then qqbar <= "01";
    elsif s = '1' and r = '1'
      then qqbar <= "00";
    end if;
  end process;
end;
```

SystemVerilog

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity jkflop is
 port(j, k, clk: in STD_LOGIC;
      q: inout STD_LOGIC);
end;
architecture synth of jkflop is
signal jk: STD_LOGIC_VECTOR(1 downto 0);
begin
 jk <= j & k;
 process(clk) begin
   if rising_edge(clk) then
     if j = '1' and k = '0'
       then q <= '1';
      elsif j = '0' and k = '1'
       then q <= '0';
     elsif j = '1' and k = '1'
       then q <= not q;
     end if;
   end if;
 end process;
end;
```

Exercise 4.28

SystemVerilog

VHDL

This circuit is in error with any delay in the inverter.

SystemVerilog

endmodule

```
module trafficFSM(input logic clk, reset, ta, tb,
                  output logic [1:0] la, lb);
  typedef enum logic [1:0] {S0, S1, S2, S3}
    statetype;
  statetype [1:0] state, nextstate;
  parameter green = 2'b00;
  parameter yellow = 2'b01;
  parameter red = 2'b10;
  // State Register
  always_ff @(posedge clk, posedge reset)
    if (reset) state <= S0;
             state <= nextstate;
  // Next State Logic
  always_comb
    case (state)
      S0: if (ta) nextstate = S0;
        else nextstate = S1;
      S1:
                 nextstate = S2;
      S2: if (tb) nextstate = S2;
         else nextstate = S3;
      S3:
                nextstate = S0;
    endcase
  // Output Logic
  always_comb
    case (state)
      S0: {la, lb} = {green, red};
      S1: {la, lb} = {yellow, red};
S2: {la, lb} = {red, green};
      S3: {la, lb} = {red, yellow};
    endcase
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity trafficFSM is
 port(clk, reset, ta, tb: in STD_LOGIC;
       la, lb: inout STD_LOGIC_VECTOR(1 downto 0));
end;
architecture behave of trafficFSM is
  type statetype is (S0, S1, S2, S3);
  signal state, nextstate: statetype;
 signal lalb: STD_LOGIC_VECTOR(3 downto 0);
 -- state register
 process(clk, reset) begin
   if reset then state <= S0;
    elsif rising_edge(clk) then
     state <= nextstate;
    end if;
 end process;
 -- next state logic
 process(all) begin
    case state is
     when S0 => if ta then
                      nextstate <= S0;
                 else nextstate <= S1;
                 end if:
      when S1 => nextstate <= S2;
      when S2 \Rightarrow if tb then
                     nextstate <= S2;
                 else nextstate <= S3;
                 end if;
      when S3 => nextstate <= S0;
     when others => nextstate <= S0;
    end case;
  end process;
  -- output logic
  la <= lalb(3 downto 2);</pre>
  lb <= lalb(1 downto 0);</pre>
  process(all) begin
    case state is
                   lalb <= "0010";
      when S0 =>
                    lalb <= "0110";
      when S1 =>
      when S2 =>
                     lalb <= "1000";
      when S3 =>
                     lalb <= "1001";
      when others => lalb <= "1010";
    end case;
  end process;
end;
```

Exercise 4.30

Mode Module

SystemVerilog

```
module mode(input logic clk, reset, p, r,
            output logic m);
  typedef enum logic {S0, S1} statetype;
  statetype state, nextstate;
  // State Register
  always_ff @(posedge clk, posedge reset)
    if (reset) state <= S0;
              state <= nextstate;
  // Next State Logic
  always_comb
    case (state)
     S0: if (p) nextstate = S1;
         else nextstate = S0;
     S1: if (r) nextstate = S0;
         else nextstate = S1;
    endcase
  // Output Logic
  assign m = state;
endmodule
```

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mode is
  port(clk, reset, p, r: in STD_LOGIC;
                         out STD_LOGIC);
end;
architecture synth of mode is
  type statetype is (S0, S1);
  signal state, nextstate: statetype;
begin
  -- state register
  process(clk, reset) begin
    if reset then state <= S0;
    elsif rising_edge(clk) then
      state <= nextstate;
    end if;
  end process;
 -- next state logic
  process(all) begin
    case state is
      when S0 \Rightarrow if p then
                      nextstate <= S1;
                 else nextstate <= S0;
                 end if;
      when S1 => if r then
                      nextstate <= S0;
                 else nextstate <= S1;
                 end if;
      when others => nextstate <= S0;
    end case;
  end process;
  -- output logic
  m \le '1' when state = S1 else '0';
end;
```

(continued on next page)

Lights Module

SystemVerilog

```
module lights(input logic clk, reset, ta, tb, m,
             output logic [1:0] la, lb);
  typedef enum logic [1:0] {S0, S1, S2, S3}
   statetype;
  statetype [1:0] state, nextstate;
 parameter green = 2'b00;
 parameter yellow = 2'b01;
 parameter red
                = 2'b10;
  // State Register
 always_ff @(posedge clk, posedge reset)
   if (reset) state <= S0;
             state <= nextstate;
   else
  // Next State Logic
 always_comb
   case (state)
     S0: if (ta) nextstate = S0;
                  nextstate = S1;
     S1:
                    nextstate = S2;
     S2: if (tb | m) nextstate = S2;
         else nextstate = S3;
     s3:
                    nextstate = S0;
    endcase
  // Output Logic
 always_comb
   case (state)
     S0: {la, lb} = {green, red};
     S1: {la, lb} = {yellow, red};
     S2: {la, lb} = {red, green};
     S3: {la, lb} = {red, yellow};
    endcase
endmodule
```

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity lights is
 port(clk, reset, ta, tb, m: in STD_LOGIC;
      la, lb: out STD_LOGIC_VECTOR(1 downto 0));
architecture synth of lights is
 type statetype is (S0, S1, S2, S3);
 signal state, nextstate: statetype;
 signal lalb: STD_LOGIC_VECTOR(3 downto 0);
 -- state register
 process(clk, reset) begin
   if reset then state <= S0;
   elsif rising_edge(clk) then
     state <= nextstate;
   end if;
 end process;
 -- next state logic
 process(all) begin
   case state is
     when S0 => if ta then
                     nextstate <= S0;
                 else nextstate <= S1;
                end if;
     when S1 => nextstate <= S2;
     when S2 \Rightarrow if ((tb or m) = '1') then
                     nextstate <= S2;
                 else nextstate <= S3;
                end if;
     when S3 =>
                     nextstate <= S0;
     when others => nextstate <= S0;
   end case;
 end process;
  -- output logic
 la <= lalb(3 downto 2);</pre>
 lb <= lalb(1 downto 0);</pre>
 process(all) begin
   case state is
                  lalb <= "0010";
     when S0 =>
                   lalb <= "0110";
     when S1 =>
     when S2 =>
                    lalb <= "1000";
     when S3 =>
                    lalb <= "1001";
     when others => lalb <= "1010";
   end case;
 end process;
end;
```

(continued on next page)

Controller Module

SystemVerilog

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity controller is
 port(clk, reset: in STD_LOGIC;
      p, r, ta: in STD_LOGIC;
tb: in STD_LOGIC;
      la, lb: out STD_LOGIC_VECTOR(1 downto 0));
end;
architecture struct of controller is
  component mode
   port(clk, reset, p, r: in STD_LOGIC;
        m:
                          out STD_LOGIC);
  end component;
  component lights
   port(clk, reset, ta, tb, m: in STD_LOGIC;
        la, lb: out STD_LOGIC_VECTOR(1 downto 0));
  end component;
begin
 modefsm: mode port map(clk, reset, p, r, m);
  lightsfsm: lights port map(clk, reset, ta, tb,
                             m, la, lb);
end;
```

SystemVerilog

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity fig3_42 is
 port(clk, a, b, c, d: in STD_LOGIC;
      x, y:
                       out STD_LOGIC);
end;
architecture synth of fig3_40 is
 signal n1, n2, areg, breg, creg, dreg: STD_LOGIC;
 process(clk) begin
   if rising_edge(clk) then
     areg <= a;
     breq <= b;
     creg <= c;
     dreg <= d;
     x \le n2;
     y <= not (dreg or n2);
   end if;
 end process;
 n1 <= areg and breg;
 n2 <= n1 or creg;
end;
```

SystemVerilog

```
module fig3_69(input logic clk, reset, a, b,
              output logic q);
  typedef enum logic [1:0] {S0, S1, S2} statetype;
  statetype [1:0] state, nextstate;
  // State Register
  always_ff @(posedge clk, posedge reset)
    if (reset) state <= S0;
             state <= nextstate;
  // Next State Logic
  always_comb
    case (state)
     S0: if (a) nextstate = S1;
         else nextstate = S0;
      S1: if (b) nextstate = S2;
        else nextstate = S0;
                nextstate = S0;
     default: nextstate = S0;
    endcase
  // Output Logic
  assign q = state[1];
endmodule
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity fig3_69 is
 port(clk, reset, a, b: in STD_LOGIC;
                         out STD_LOGIC);
      q:
end;
architecture synth of fig3 69 is
  type statetype is (S0, S1, S2);
  signal state, nextstate: statetype;
begin
  -- state register
  process(clk, reset) begin
   if reset then state <= S0;
   elsif rising_edge(clk) then
     state <= nextstate;
   end if;
  end process;
 -- next state logic
 process(all) begin
    case state is
      when S0 \Rightarrow if a then
                     nextstate <= S1;
                 else nextstate <= S0;
                 end if;
      when S1 => if b then
                     nextstate <= S2;
                 else nextstate <= S0;
                 end if;
      when S2 =>
                   nextstate <= S0;
      when others => nextstate <= S0;
    end case;
  end process;
  -- output logic
  q \le '1' when state = S2 else '0';
end;
```

SystemVerilog

```
module fig3_70(input logic clk, reset, a, b,
              output logic q);
  typedef enum logic [1:0] {S0, S1, S2} statetype;
  statetype [1:0] state, nextstate;
  // State Register
 always_ff @(posedge clk, posedge reset)
   if (reset) state <= S0;
             state <= nextstate;
  // Next State Logic
  always_comb
    case (state)
     S0: if (a)
                   nextstate = S1;
        else
                  nextstate = S0;
     S1: if (b) nextstate = S2;
                   nextstate = S0;
        else
     S2: if (a & b) nextstate = S2;
         else
                   nextstate = S0;
                   nextstate = S0;
     default:
    endcase
  // Output Logic
 always_comb
   case (state)
     S0:
                    q = 0;
                   q = 0;
     S1:
     S2: if (a \& b) q = 1;
        else q = 0;
                  q = 0;
     default:
    endcase
endmodule
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity fig3_70 is
 port(clk, reset, a, b: in STD_LOGIC;
                         out STD_LOGIC);
       q:
end;
architecture synth of fig3 70 is
  type statetype is (S0, S1, S2);
  signal state, nextstate: statetype;
begin
  -- state register
 process(clk, reset) begin
   if reset then state <= S0;
   elsif rising_edge(clk) then
      state <= nextstate;
   end if;
 end process;
 -- next state logic
 process(all) begin
    case state is
      when S0 \Rightarrow if a then
                     nextstate <= S1;
                 else nextstate <= S0;
                 end if;
      when S1 => if b then
                      nextstate <= S2;
                 else nextstate <= S0;
                 end if;
      when S2 \Rightarrow if (a = '1' and b = '1') then
                      nextstate <= S2;
                 else nextstate <= S0;
                 end if:
      when others => nextstate <= S0;
    end case;
  end process;
  -- output logic
  q \le '1' when ( (state = S2) and
                  (a = '1' and b = '1'))
           else '0';
end;
```

119

SystemVerilog

```
module ex4_34(input logic clk, reset, ta, tb,
              output logic [1:0] la, lb);
  typedef enum logic [2:0] {S0, S1, S2, S3, S4, S5}
    statetype;
  statetype [2:0] state, nextstate;
  parameter green = 2'b00;
  parameter yellow = 2'b01;
  parameter red
                 = 2'b10;
  // State Register
  always_ff @(posedge clk, posedge reset)
    if (reset) state <= S0;
              state <= nextstate;
    else
  // Next State Logic
  always_comb
    case (state)
      S0: if (ta) nextstate = S0;
       else nextstate = S1;
                  nextstate = S2;
      S2:
                  nextstate = S3;
      S3: if (tb) nextstate = S3;
        else nextstate = S4;
      S4:
                  nextstate = S5;
      S5:
                  nextstate = S0;
    endcase
  // Output Logic
  always_comb
    case (state)
     S0: {la, lb} = {green, red};
S1: {la, lb} = {yellow, red};
     S2: {la, lb} = {red, red};
      S3: {la, lb} = {red, green};
      S4: \{la, lb\} = \{red, yellow\};
      S5: {la, lb} = {red, red};
    endcase
endmodule
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity ex4_34 is
 port(clk, reset, ta, tb: in STD_LOGIC;
       la, lb: out STD_LOGIC_VECTOR(1 downto 0));
end;
architecture synth of ex4 34 is
  type statetype is (S0, S1, S2, S3, S4, S5);
  signal state, nextstate: statetype;
  signal lalb: STD_LOGIC_VECTOR(3 downto 0);
begin
  -- state register
 process(clk, reset) begin
    if reset then state <= S0;
    elsif rising_edge(clk) then
     state <= nextstate;
    end if;
  end process;
 -- next state logic
 process(all) begin
   case state is
     when S0 => if ta = '1' then
                      nextstate <= S0;
                 else nextstate <= S1;
                 end if;
      when S1 =>
                      nextstate <= S2;
      when S2 =>
                      nextstate <= S3;
      when S3 \Rightarrow if tb \Rightarrow '1' then
                     nextstate <= S3;
                 else nextstate <= S4;
                 end if;
                      nextstate <= S5;
      when S4 =>
      when S5 =>
                      nextstate <= S0;
      when others => nextstate <= S0;
    end case;
  end process;
  -- output logic
  la <= lalb(3 downto 2);</pre>
  lb <= lalb(1 downto 0);</pre>
  process(all) begin
    case state is
      when S0 =>
                     lalb <= "0010";
      when S1 =>
                     lalb <= "0110";
                    lalb <= "1010";
      when S2 =>
                    lalb <= "1000";
      when S3 =>
      when S4 =>
                    lalb <= "1001";
                    lalb <= "1010";
      when S5 =>
      when others => lalb <= "1010";
    end case;
  end process;
end;
```

David Money Harris and Sarah L. Harris, Digital Design and Computer Architecture, Second Edition © 2012 by Elsevier Inc. Exercise Solutions

120 SOLUTIONS chapter 4

SystemVerilog

```
module daughterfsm(input logic clk, reset, a,
                  output logic smile);
  typedef enum logic [1:0] {S0, S1, S2, S3, S4}
   statetype;
  statetype [2:0] state, nextstate;
  // State Register
 always_ff @(posedge clk, posedge reset)
   if (reset) state <= S0;
             state <= nextstate;
  // Next State Logic
 always_comb
   case (state)
     S0: if (a) nextstate = S1;
         else nextstate = S0;
     S1: if (a) nextstate = S2;
         else nextstate = S0;
      S2: if (a) nextstate = S4;
         else nextstate = S3;
     S3: if (a) nextstate = S1;
         else nextstate = S0;
      S4: if (a) nextstate = S4;
         else nextstate = S3;
     default: nextstate = S0;
    endcase
  // Output Logic
 assign smile = ((state == S3) & a) |
                ((state == S4) & ~a);
endmodule
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity daughterfsm is
 port(clk, reset, a: in STD_LOGIC;
       smile:
                      out STD_LOGIC);
end;
architecture synth of daughterfsm is
  type statetype is (S0, S1, S2, S3, S4);
  signal state, nextstate: statetype;
begin
  -- state register
  process(clk, reset) begin
   if reset then state <= S0;
    elsif rising_edge(clk) then
      state <= nextstate;
    end if;
  end process;
 -- next state logic
 process(all) begin
    case state is
      when S0 \Rightarrow if a then
                      nextstate <= S1;
                 else nextstate <= S0;
                 end if;
      when S1 => if a then
                      nextstate <= S2;
                 else nextstate <= S0;
                 end if;
      when S2 => if a then
                      nextstate <= S4;
                 else nextstate <= S3;
                 end if:
      when S3 => if a then
                      nextstate <= S1;
                 else nextstate <= S0;
                 end if;
      when S4 => if a then
                      nextstate <= S4;
                 else nextstate <= S3;
                 end if;
      when others => nextstate <= S0;
    end case;
  end process;
  -- output logic
  smile \leftarrow '1' when ( ((state = S3) and (a = '1')) or
                      ((state = S4) and (a = '0')))
           else '0';
end;
```

David Money Harris and Sarah L. Harris, Digital Design and Computer Architecture, Second Edition © 2012 by Elsevier Inc. Exercise Solutions

122 SOLUTIONS chapter 4

(starting on next page)

SystemVerilog

```
module ex4_36(input logic clk, reset, n, d, q,
             output logic dispense,
                          return5, return10,
                          return2_10);
  typedef enum logic [3:0] {SO = 4'b0000,
                           S5 = 4'b0001,
                           S10 = 4'b0010,
                           S25 = 4'b0011,
                           S30 = 4'b0100,
                           S15 = 4'b0101,
                           S20 = 4'b0110,
                           S35 = 4'b0111,
                           S40 = 4'b1000,
                           S45 = 4'b1001
  statetype;
  statetype [3:0] state, nextstate;
  // State Register
  always_ff @(posedge clk, posedge reset)
    if (reset) state <= S0;
             state <= nextstate;
  // Next State Logic
  always comb
    case (state)
     S0:
              if (n) nextstate = S5;
          else if (d) nextstate = S10;
          else if (q) nextstate = S25;
          else
                      nextstate = S0;
             if (n) nextstate = S10;
          else if (d) nextstate = S15;
          else if (q) nextstate = S30;
                     nextstate = S5;
     S10: if (n) nextstate = S15;
          else if (d) nextstate = S20;
          else if (q) nextstate = S35;
                     nextstate = S10;
          else
     S25:
                     nextstate = S0;
     S30:
                     nextstate = S0;
             if (n) nextstate = S20;
     S15:
          else if (d) nextstate = S25;
          else if (q) nextstate = S40;
                     nextstate = S15;
          else
              if (n) nextstate = S25;
          else if (d) nextstate = S30;
          else if (q) nextstate = S45;
                     nextstate = S20;
     S35:
                     nextstate = S0;
     S40:
                     nextstate = S0;
                     nextstate = S0;
     S45:
     default:
                    nextstate = S0;
    endcase
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
 entity ex4_36 is
 port(clk, reset, n, d, q: in STD_LOGIC;
        dispense, return5, return10: out STD_LOGIC;
        return2 10:
                                   out STD_LOGIC);
 end;
 architecture synth of ex4_36 is
 type statetype is (S0, S5, S10, S25, S30, S15, S20,
                     S35, S40, S45);
  signal state, nextstate: statetype;
begin
   -- state register
  process(clk, reset) begin
     if reset then state <= S0;
     elsif rising_edge(clk) then
      state <= nextstate;
     end if;
   end process;
  -- next state logic
   process(all) begin
     case state is
       when S0 =>
         if n then nextstate <= S5;
         elsif d then nextstate <= S10;
         elsif q then nextstate <= S25;
         else
                     nextstate <= S0;
         end if;
       when S5 =>
         if n
               then nextstate <= S10;
         elsif d then nextstate <= S15;
        elsif q then nextstate <= S30;
                     nextstate <= S5;
         else
         end if;
       when S10 =>
         if n then nextstate <= S15;
         elsif d then nextstate <= S20;
         elsif q then nextstate <= S35;
         else
                    nextstate <= S10;
         end if;
       when S25 =>
                     nextstate <= S0;
       when S30 =>
                     nextstate <= S0;
      when S15 =>
         if n then nextstate <= S20;
         elsif d then nextstate <= S25;
         elsif q then nextstate <= S40;
         else
                     nextstate <= S15;
         end if;
       when S20 =>
         if n then nextstate <= S25;
         elsif d then nextstate <= S30;
         elsif q then nextstate <= S45;
                   nextstate <= S20;
         else
         end if;
       when S35 =>
                     nextstate <= S0;
       when S40 =>
                     nextstate <= S0;
       when S45 =>
                     nextstate <= S0;
       when others => nextstate <= S0;
     end case;
   end process;
```

(continued from previous page)

SystemVerilog

VHDL

```
-- output logic
 dispense <= '1' when ((state = S25) or
                          (state = S30) or
                          (state = S35) or
                          (state = S40) or
                          (state = S45))
                else '0';
             <= '1' when ((state = S30) or
  return5
                          (state = S40))
                else '0';
  return10
             <= '1' when ((state = S35) or
                          (state = S40))
                else '0';
  return2_10 <= '1' when (state = S45)
                else '0';
end;
```

SystemVerilog

```
module ex4_37(input logic
                                 clk, reset,
              output logic [2:0] q);
  typedef enum logic [2:0] \{S0 = 3'b000,
                            S1 = 3'b001
                            S2 = 3'b011,
                            S3 = 3'b010,
                            S4 = 3'b110,
                            S5 = 3'b111,
                            S6 = 3'b101,
                            S7 = 3'b100
    statetype;
  statetype [2:0] state, nextstate;
  // State Register
  always_ff @(posedge clk, posedge reset)
    if (reset) state <= S0;
              state <= nextstate;
  // Next State Logic
  always_comb
    case (state)
      S0: nextstate = S1;
      S1: nextstate = S2;
      S2: nextstate = S3;
      S3: nextstate = S4;
      S4: nextstate = S5;
      S5: nextstate = S6;
      S6: nextstate = S7;
      S7: nextstate = S0;
    endcase
  // Output Logic
  assign q = state;
endmodule
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity ex4_37 is
 port(clk: in STD_LOGIC;
      reset: in STD_LOGIC;
             out STD_LOGIC_VECTOR(2 downto 0));
      q:
end;
architecture synth of ex4_37 is
 signal state: STD_LOGIC_VECTOR(2 downto 0);
 signal nextstate: STD_LOGIC_VECTOR(2 downto 0);
 -- state register
 process(clk, reset) begin
   if reset then state <= "000";
   elsif rising_edge(clk) then
     state <= nextstate;
    end if;
  end process;
  -- next state logic
 process(all) begin
    case state is
      when "000" => nextstate <= "001";
      when "001" => nextstate <= "011";
      when "011" => nextstate <= "010";
      when "010" => nextstate <= "110";
      when "110" => nextstate <= "111";
      when "111" => nextstate <= "101";
      when "101" => nextstate <= "100";
      when "100" => nextstate <= "000";
      when others => nextstate <= "000";
    end case;
  end process;
  -- output logic
  q <= state;
end;
```

VHDL

SOLUTIONS 127

SystemVerilog

```
module ex4_38(input logic
                                                       library IEEE; use IEEE.STD_LOGIC_1164.all;
                              clk, reset, up,
              output logic [2:0] q);
                                                       entity ex4_38 is
                                                         port(clk: in STD_LOGIC;
  typedef enum logic [2:0] {
    S0 = 3'b000,
                                                             reset: in STD_LOGIC;
    S1 = 3'b001,
                                                              up: in STD_LOGIC;
    S2 = 3'b011,
                                                                    out STD_LOGIC_VECTOR(2 downto 0));
    S3 = 3'b010,
                                                       end;
    S4 = 3'b110,
    S5 = 3'b111,
                                                       architecture synth of ex4_38 is
    S6 = 3'b101,
                                                         signal state: STD_LOGIC_VECTOR(2 downto 0);
    S7 = 3'b100} statetype;
                                                         signal nextstate: STD_LOGIC_VECTOR(2 downto 0);
  statetype [2:0] state, nextstate;
                                                       begin
                                                         -- state register
                                                         process(clk, reset) begin
  // State Register
  always_ff @(posedge clk, posedge reset)
                                                          if reset then state <= "000";
    if (reset) state <= S0;
                                                           elsif rising_edge(clk) then
             state <= nextstate;
                                                             state <= nextstate;
                                                          end if;
  // Next State Logic
                                                         end process;
  always_comb
    case (state)
                                                         -- next state logic
                                                         process(all) begin
      S0: if (up) nextstate = S1;
                                                           case state is
         else nextstate = S7;
                                                             when "000" \Rightarrow if up then
     S1: if (up) nextstate = S2;
          else nextstate = S0;
                                                                              nextstate <= "001";
      S2: if (up) nextstate = S3;
          else nextstate = S1;
                                                                              nextstate <= "100";
      S3: if (up) nextstate = S4;
                                                                            end if;
                                                             when "001" => if up then
          else nextstate = S2;
      S4: if (up) nextstate = S5;
                                                                              nextstate <= "011";
          else
                                                                            else
                nextstate = S3;
      S5: if (up) nextstate = S6;
                                                                              nextstate <= "000";
          else
                 nextstate = S4;
                                                                            end if;
                                                             when "011" \Rightarrow if up then
      S6: if (up) nextstate = S7;
          else nextstate = S5;
                                                                              nextstate <= "010";
      S7: if (up) nextstate = S0;
          else nextstate = S6;
                                                                             nextstate <= "001";
    endcase
                                                                            end if;
                                                             when "010" => if up then
  // Output Logic
                                                                              nextstate <= "110";
  assign q = state;
endmodule
                                                                              nextstate <= "011";
                                                                            end if;
```

(continued on next page)

(continued from previous page)

VHDL

```
when "110" \Rightarrow if up then
                       nextstate <= "111";
                        nextstate <= "010";
                      end if;
      when "111" => if up then
                        nextstate <= "101";
                      else
                        nextstate <= "110";
                      end if;
      when "101" \Rightarrow if up then
                        nextstate <= "100";
                        nextstate <= "111";
                      end if;
      when "100" \Rightarrow if up then
                        nextstate <= "000";
                      else
                        nextstate <= "101";
                      end if;
      when others => nextstate <= "000";
    end case;
  end process;
  -- output logic
 q <= state;
end;
```

Exercise 4.39

Option 1

SystemVerilog

```
module ex4_39(input logic clk, reset, a, b,
              output logic z);
  typedef enum logic [1:0] {S0, S1, S2, S3}
    statetype;
  statetype [1:0] state, nextstate;
  // State Register
  always_ff @(posedge clk, posedge reset)
    if (reset) state <= S0;
              state <= nextstate;
  // Next State Logic
  always_comb
    case (state)
      S0: case ({b,a})
            2'b00: nextstate = S0;
            2'b01: nextstate = S3;
            2'b10: nextstate = S0;
            2'b11: nextstate = S1;
          endcase
      S1: case ({b,a})
            2'b00: nextstate = S0;
            2'b01: nextstate = S3;
            2'b10: nextstate = S2;
            2'b11: nextstate = S1;
          endcase
      S2: case ({b,a})
            2'b00: nextstate = S0;
            2'b01: nextstate = S3;
            2'b10: nextstate = S2;
            2'b11: nextstate = S1;
          endcase
      S3: case ({b,a})
            2'b00: nextstate = S0;
            2'b01: nextstate = S3;
            2'b10: nextstate = S2;
            2'b11: nextstate = S1;
          endcase
      default:
                  nextstate = S0;
    endcase
  // Output Logic
  always_comb
    case (state)
           z = a \& b;
      so:
      S1:
               z = a \mid b;
            z = a \cdot a \cdot b;

z = a \mid b;
     S2:
      S3:
      default: z = 1'b0;
    endcase
endmodule
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity ex4_39 is
 port(clk: in STD_LOGIC;
      reset: in STD_LOGIC;
      a, b: in STD_LOGIC;
      7:
             out STD_LOGIC);
end;
architecture synth of ex4_39 is
  type statetype is (S0, S1, S2, S3);
  signal state, nextstate: statetype;
 signal ba: STD_LOGIC_VECTOR(1 downto 0);
begin
 -- state register
 process(clk, reset) begin
   if reset then state <= S0;
   elsif rising_edge(clk) then
     state <= nextstate;
   end if;
 end process;
 -- next state logic
 ba <= b & a;
 process(all) begin
   case state is
     when S0 =>
       case (ba) is
         when "00"
                     => nextstate <= S0;
         when "01"
                     => nextstate <= S3;
         when "10"
                     => nextstate <= S0;
         when "11"
                     => nextstate <= S1;
         when others => nextstate <= S0;
       end case;
     when S1 =>
       case (ba) is
         when "00"
                     => nextstate <= S0;
         when "01"
                     => nextstate <= S3;
         when "10"
                    => nextstate <= S2;
         when "11"
                    => nextstate <= S1;
         when others => nextstate <= S0;
        end case;
      when S2 =>
       case (ba) is
         when "00"
                     => nextstate <= S0;
         when "01"
                    => nextstate <= S3;
         when "10"
                    => nextstate <= S2;
         when "11" => nextstate <= S1;
         when others => nextstate <= S0;
        end case;
      when S3 =>
        case (ba) is
         when "00"
                     => nextstate <= S0;
         when "01" => nextstate <= S3;
         when "10"
                    => nextstate <= S2;
         when "11" => nextstate <= S1;
         when others => nextstate <= S0;
        end case;
      when others
                     => nextstate <= S0;
    end case;
  end process;
```

(continued from previous page)

VHDL

```
-- output logic
  process(all) begin
    case state is
                  => if (a = '1' and b = '1')
      when S0
                     then z \ll 11;
                     else z <= '0';
                     end if;
                  => if (a = '1' or b = '1')
      when S1
                     then z <= '1';
                     else z <= '0';
                     end if;
      when S2
                  => if (a = '1' and b = '1')
                     then z <= '1';
                     else z <= '0';
                     end if;
                  => if (a = '1' or b = '1')
      when S3
                     then z <= '1';
                     else z <= '0';
                     end if;
      when others \Rightarrow z <= '0';
    end case;
  end process;
end;
```

Option 2

SystemVerilog

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity ex4_37 is
 port(clk: in STD_LOGIC;
       a, b: in STD_LOGIC;
              out STD_LOGIC);
       z:
end;
architecture synth of ex4_37 is
 signal aprev, nland, n2or: STD_LOGIC;
begin
  -- state register
 process(clk) begin
    if rising_edge(clk) then
      aprev <= a;
    end if;
  end process;
  z \le (a \text{ or aprev}) \text{ when } b = '1' \text{ else}
       (a and aprev);
end;
```

Exercise 4.40

SystemVerilog

```
module fsm_y(input clk, reset, a,
            output y);
  typedef enum logic [1:0] {S0=2'b00, S1=2'b01,
    S11=2'b11} statetype;
  statetype [1:0] state, nextstate;
  // State Register
  always_ff @(posedge clk, posedge reset)
    if (reset) state <= S0;
             state <= nextstate;
    else
  // Next State Logic
  always_comb
    case (state)
      S0: if (a) nextstate = S1;
           else nextstate = S0;
     S1: if (a) nextstate = S11;
          else nextstate = S0;
      S11:
                 nextstate = S11;
     default: nextstate = S0;
    endcase
  // Output Logic
  assign y = state[1];
endmodule
```

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity fsm_y is
 port(clk, reset, a: in STD_LOGIC;
      y:
                     out STD_LOGIC);
end;
architecture synth of fsm_y is
  type statetype is (S0, S1, S11);
  signal state, nextstate: statetype;
begin
  -- state register
 process(clk, reset) begin
   if reset then state <= S0;
   elsif rising_edge(clk) then
     state <= nextstate;
   end if;
 end process;
 -- next state logic
 process(all) begin
    case state is
      when S0 \Rightarrow if a then
                      nextstate <= S1;
                  else nextstate <= S0;
                  end if;
      when S1 \Rightarrow if a then
                       nextstate <= S11;
                  else nextstate <= S0;
                  end if;
      when S11 => nextstate <= S11;
      when others => nextstate <= S0;
    end case;
  end process;
  -- output logic
  y <= '1' when (state = S11) else '0';
end;
```

(continued on next page)

(continued from previous page)

SystemVerilog

```
module fsm_x(input logic clk, reset, a,
            output logic x);
  typedef enum logic [1:0] {S0, S1, S2, S3}
   statetype;
  statetype [1:0] state, nextstate;
  // State Register
 always_ff @(posedge clk, posedge reset)
   if (reset) state <= S0;
             state <= nextstate;
  // Next State Logic
 always_comb
    case (state)
     S0: if (a) nextstate = S1;
        else nextstate = S0;
     S1: if (a) nextstate = S2;
        else nextstate = S1;
     S2: if (a) nextstate = S3;
        else nextstate = S2;
     S3:
                 nextstate = S3;
    endcase
  // Output Logic
 assign x = (state == S3);
endmodule
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity fsm_x is
  port(clk, reset, a: in STD_LOGIC;
                     out STD_LOGIC);
       \mathbf{x}:
end;
architecture synth of fsm_x is
  type statetype is (S0, S1, S2, S3);
  signal state, nextstate: statetype;
begin
  -- state register
  process(clk, reset) begin
    if reset then state <= S0;
    elsif rising_edge(clk) then
      state <= nextstate;
    end if;
  end process;
 -- next state logic
  process(all) begin
    case state is
      when S0 \Rightarrow if a then
                      nextstate <= S1;
                  else nextstate <= S2;
                  end if;
      when S1 => if a then
                       nextstate <= S2;
                  else nextstate <= S1;
                  end if;
      when S2 => if a then
                      nextstate <= S3;
                  else nextstate <= S2;
                  end if;
      when S3 =>
                       nextstate <= S3;
      when others => nextstate <= S0;
    end case;
  end process;
  -- output logic
  x \le '1' when (state = S3) else '0';
end;
```

SystemVerilog

```
module ex4_41(input logic clk, start, a,
             output logic q);
  typedef enum logic [1:0] {S0, S1, S2, S3}
    statetype;
  statetype [1:0] state, nextstate;
  // State Register
  always_ff @(posedge clk, posedge start)
    if (start) state <= S0;
             state <= nextstate;
  // Next State Logic
  always_comb
    case (state)
     S0: if (a) nextstate = S1;
        else
                 nextstate = S0;
     S1: if (a) nextstate = S2;
         else nextstate = S3;
      S2: if (a) nextstate = S2;
                 nextstate = S3;
         else
      S3: if (a) nextstate = S2;
                 nextstate = S3;
    endcase
  // Output Logic
  assign q = state[0];
endmodule
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity ex4_41 is
 port(clk, start, a: in STD_LOGIC;
                     out STD_LOGIC);
      q:
end;
architecture synth of ex4 41 is
  type statetype is (S0, S1, S2, S3);
  signal state, nextstate: statetype;
begin
  -- state register
  process(clk, start) begin
   if start then state <= S0;
   elsif rising_edge(clk) then
     state <= nextstate;
   end if;
  end process;
 -- next state logic
 process(all) begin
    case state is
      when S0 \Rightarrow if a then
                      nextstate <= S1;
                  else nextstate <= S0;
                  end if;
      when S1 => if a then
                      nextstate <= S2;
                  else nextstate <= S3;
                  end if;
      when S2 => if a then
                       nextstate <= S2;
                  else nextstate <= S3;
                  end if:
      when S3 => if a then
                      nextstate <= S2;
                  else nextstate <= S3;
                  end if;
      when others => nextstate <= S0;
    end case;
  end process;
  -- output logic
  q \le '1' when ((state = S1) or (state = S3))
       else '0';
end;
```

SystemVerilog

```
module ex4_42(input logic clk, reset, x,
             output logic q);
  typedef enum logic [1:0] {S0, S1, S2, S3}
   statetype;
  statetype [1:0] state, nextstate;
  // State Register
 always_ff @(posedge clk, posedge reset)
   if (reset) state <= S00;
             state <= nextstate;
  // Next State Logic
 always_comb
   case (state)
     S00: if (x) nextstate = S11;
         else nextstate = S01;
     S01: if (x) nextstate = S10;
          else nextstate = S00;
     S10:
                 nextstate = S01;
     S11:
                 nextstate = S01;
    endcase
  // Output Logic
 assign q = state[0] | state[1];
endmodule
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity ex4_42 is
 port(clk, reset, x: in STD_LOGIC;
                     out STD_LOGIC);
       q:
end;
architecture synth of ex4 42 is
  type statetype is (S00, S01, S10, S11);
  signal state, nextstate: statetype;
begin
  -- state register
  process(clk, reset) begin
   if reset then state <= S00;
   elsif rising_edge(clk) then
      state <= nextstate;
    end if;
  end process;
 -- next state logic
  process(all) begin
    case state is
      when S00 \Rightarrow if x then
                      nextstate <= S11;
                  else nextstate <= S01;
                  end if;
      when S01 \Rightarrow if x then
                      nextstate <= S10;
                  else nextstate <= S00;
                  end if;
      when S10 =>
                   nextstate <= S01;
      when S11 =>
                       nextstate <= S01;
      when others => nextstate <= S00;
    end case;
  end process;
  -- output logic
  q <= '0' when (state = S00) else '1';
end;
```

SystemVerilog

```
module ex4_43(input clk, reset, a,
             output q);
  typedef enum logic [1:0] {S0, S1, S2} statetype;
  statetype [1:0] state, nextstate;
  // State Register
  always_ff @(posedge clk, posedge reset)
    if (reset) state <= S0;
             state <= nextstate;
  // Next State Logic
  always_comb
    case (state)
     S0: if (a) nextstate = S1;
         else nextstate = S0;
      S1: if (a) nextstate = S2;
         else nextstate = S0;
      S2: if (a) nextstate = S2;
         else nextstate = S0;
      default: nextstate = S0;
    endcase
  // Output Logic
  assign q = state[1];
endmodule
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity ex4_43 is
 port(clk, reset, a: in STD_LOGIC;
                      out STD_LOGIC);
       q:
end;
architecture synth of ex4 43 is
  type statetype is (S0, S1, S2);
  signal state, nextstate: statetype;
begin
  -- state register
  process(clk, reset) begin
   if reset then state <= S0;
   elsif rising_edge(clk) then
     state <= nextstate;
   end if;
  end process;
 -- next state logic
 process(all) begin
    case state is
      when S0 \Rightarrow if a then
                       nextstate <= S1;
                  else nextstate <= S0;
                  end if;
      when S1 => if a then
                       nextstate <= S2;
                  else nextstate <= S0;
                  end if;
      when S2 \Rightarrow if a then
                       nextstate <= S2;
                  else nextstate <= S0;
                  end if:
      when others => nextstate <= S0;
    end case;
  end process;
  -- output logic
  q <= '1' when (state = S2) else '0';</pre>
end;
```

(a)

System Verilog

(d)

SystemVerilog

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity ex4_44a is
 port(clk, a, b, c, d: in STD_LOGIC;
                       out STD_LOGIC);
      q:
end;
architecture synth of ex4_44a is
 signal areg, breg, creg, dreg: STD_LOGIC;
 process(clk) begin
   if rising_edge(clk) then
     areg <= a;
     breg <= b;
     creg <= c;
     dreg <= d;
     q <= ((areg xor breg) xor creg) xor dreg;
   end if;
 end process;
end;
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity ex4_44d is
 port(clk, a, b, c, d: in STD_LOGIC;
      q:
                       out STD_LOGIC);
architecture synth of ex4_44d is
 signal areg, breg, creg, dreg: STD_LOGIC;
 process(clk) begin
   if rising_edge(clk) then
     areg <= a;
     breg <= b;
     creg <= c;
     dreg <= d;
     q <= (areg xor breg) xor (creg xor dreg);
   end if;
 end process;
end;
```

SystemVerilog

```
module ex4_45(input logic
                                clk, c,
              input logic [1:0] a, b,
              output logic [1:0] s);
  logic [1:0] areg, breg;
  logic
               creg;
  logic [1:0] sum;
  logic
              cout;
  always_ff @(posedge clk)
    {areg, breg, creg, s} <= {a, b, c, sum};
  fulladder fulladd1(areg[0], breg[0], creg,
                    sum[0], cout);
  fulladder fulladd2(areg[1], breg[1], cout,
                    sum[1], );
endmodule
```

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity ex4_45 is
 port(clk, c: in STD_LOGIC;
      a, b: in STD_LOGIC_VECTOR(1 downto 0);
              out STD_LOGIC_VECTOR(1 downto 0));
      s:
end;
architecture synth of ex4_45 is
 component fulladder is
   port(a, b, cin: in STD_LOGIC;
        s, cout:
                    out STD_LOGIC);
 end component;
 signal creg: STD_LOGIC;
 signal areg, breg, cout: STD_LOGIC_VECTOR(1 downto
0);
                    STD_LOGIC_VECTOR(1 downto 0);
 signal sum:
begin
 process(clk) begin
   if rising_edge(clk) then
     areg <= a;
     breg <= b;
     creg <= c;
     s <= sum;
   end if;
 end process;
 fulladd1: fulladder
  port map(areg(0), breg(0), creg, sum(0), cout(0));
 fulladd2: fulladder
      port map(areg(1), breg(1), cout(0), sum(1),
cout(1));
end;
```

Exercise 4.46

A signal declared as tri can have multiple drivers.

Exercise 4.47


SystemVerilog

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity syncbad is
 port(clk: in STD_LOGIC;
      d: in STD_LOGIC;
      q: out STD_LOGIC);
end;
architecture bad of syncbad is
 process(clk)
   variable n1: STD_LOGIC;
 begin
   if rising_edge(clk) then
     q <= n1; -- nonblocking
     n1 <= d; -- nonblocking
   end if;
 end process;
end;
```


Exercise 4.48

They have the same function.



Exercise 4.49

They do not have the same function.



Exercise 4.50

(a) Problem: Signal d is not included in the sensitivity list of the always statement. Correction shown below (changes are in bold).

(b) Problem: Signal b is not included in the sensitivity list of the always statement. Correction shown below (changes are in bold).

(c) Problem: The sensitivity list should not include the word "posedge". The always statement needs to respond to any changes in s, not just the positive edge. Signals d0 and d1 need to be added to the sensitivity list. Also, the always statement implies combinational logic, so blocking assignments should be used.

(d) Problem: This module will actually work in this case, but it's good practice to use nonblocking assignments in always statements that describe sequential logic. Because the always block has more than one statement in it, it requires a begin and end.

(e) Problem: out1 and out2 are not assigned for all cases. Also, it would be best to separate the next state logic from the state register. reset is also missing in the input declaration.

```
module FSM(input logic clk,
           input logic reset,
           input logic a,
          output logic out1, out2);
  logic state, nextstate;
  // state register
  always_ff @(posedge clk, posedge reset)
    if (reset)
      state <= 1'b0;
    else
      state <= nextstate;
  // next state logic
  always_comb
    case (state)
      1'b0: if (a) nextstate = 1'b1;
            else nextstate = 1'b0;
      1'b1: if (~a) nextstate = 1'b0;
            else nextstate = 1'b1;
    endcase
  // output logic (combinational)
  always_comb
     if (state == 0) {out1, out2} = {1'b1, 1'b0};
                      {out1, out2} = {1'b0, 1'b1};
     else
endmodule
```

(f) Problem: A priority encoder is made from combinational logic, so the HDL must completely define what the outputs are for all possible input combinations. So, we must add an else statement at the end of the always block.

```
module priority(input logic [3:0] a,
```

```
output logic [3:0] y);

always_comb

if (a[3]) y = 4'b1000;
else if (a[2]) y = 4'b0100;
else if (a[1]) y = 4'b0010;
else if (a[0]) y = 4'b0001;
else y = 4'b0000;
endmodule
```

(g) Problem: the next state logic block has no default statement. Also, state S2 is missing the S.

```
module divideby3FSM(input logic clk,
                    input logic reset,
                    output logic out);
   logic [1:0] state, nextstate;
   parameter S0 = 2'b00;
   parameter S1 = 2'b01;
   parameter S2 = 2'b10;
   // State Register
   always_ff @(posedge clk, posedge reset)
      if (reset) state <= S0;
               state <= nextstate;
   // Next State Logic
   always_comb
     case (state)
        S0:
               nextstate = S1;
                nextstate = S2;
        S1:
        S2:
                 nextstate = S0;
        default: nextstate = S0;
      endcase
   // Output Logic
   assign out = (state == S2);
endmodule
    (h) Problem: the ~ is missing on the first tristate.
module mux2tri(input logic [3:0] d0, d1,
              input logic
              output logic [3:0] y);
   tristate t0(d0, ~s, y);
   tristate t1(d1, s, y);
```

(i) Problem: an output, in this case, q, cannot be assigned in multiple always or assignment statements. Also, the flip-flop does not include an enable, so it should not be named floprsen.

endmodule

```
if (reset) q <= 0;
else if (set) q <= 1;
else q <= d;
endmodule</pre>
```

(j) Problem: this is a combinational module, so nonconcurrent (blocking) assignment statements (=) should be used in the always statement, not concurrent assignment statements (<=). Also, it's safer to use always @(*) for combinational logic to make sure all the inputs are covered.

Exercise 4.51

```
It is necessary to write
q <= '1' when state = S0 else '0';
rather than simply
q <= (state = S0);</pre>
```

because the result of the comparison (state = S0) is of type Boolean (true and false) and q must be assigned a value of type STD_LOGIC ('1' and '0').

Exercise 4.52

(a) **Problem:** both clk and d must be in the process statement.

```
architecture synth of latch is
begin
  process(clk, d) begin
   if clk = '1' then q <= d;
   end if;
  end process;
end;</pre>
```

(b) **Problem:** both a and b must be in the process statement.

```
architecture proc of gates is
begin
 process(all) begin
  y1 <= a and b;
  y2 <= a or b;
  y3 <= a xor b;</pre>
```

```
y4 <= a nand b;
y5 <= a nor b;
end process;
end;
```

(c) **Problem:** The end if and end process statements are missing.

```
architecture synth of flop is
begin
  process(clk)
    if clk'event and clk = '1' then
        q <= d;
    end if;
  end process;
end;</pre>
```

(d) **Problem:** The final else statement is missing. Also, it's better to use "process(all)" instead of "process(a)"

(e) **Problem:** The default statement is missing in the next tate case statement. Also, it's better to use the updated statements: "if reset", "rising_edge(clk)", and "process(all)".

```
architecture synth of divideby3FSM is
  type statetype is (S0, S1, S2);
  signal state, nextstate: statetype;
begin
  process(clk, reset) begin
    if reset then state <= S0;
    elsif rising_edge(clk) then
      state <= nextstate;
    end if;
  end process;
   process(all) begin
    case state is
      when S0 =>
                        nextstate <= S1;
      when S0 => nextstate <= S1;
when S1 => nextstate <= S2;
when S2 => nextstate <= S0;
      when others => nextstate <= S0;
    end case;
  end process;
  q \le '1' when state = S0 else '0';
end;
```

(f) **Problem:** The select signal on tristate instance t0 must be inverted. However, VHDL does not allow logic to be performed within an instance declaration. Thus, an internal signal, sbar, must be declared.

```
architecture struct of mux2 is
  component tristate
```

```
port(a: in STD_LOGIC_VECTOR(3 downto 0);
    en: in STD_LOGIC;
    y: out STD_LOGIC_VECTOR(3 downto 0));
end component;
signal sbar: STD_LOGIC;
begin
sbar <= not s;
t0: tristate port map(d0, sbar, y);
t1: tristate port map(d1, s, y);
end;</pre>
```

(g) **Problem:** The q output cannot be assigned in two process or assignment statements. Also, it's better to use the updated statements: "if reset", and "rising_edge(clk)".

```
architecture asynchronous of flopr is
begin
  process(clk, reset, set) begin
  if reset then
    q <= '0';
  elsif set then
    q <= '1';
  elsif rising_edge(clk) then
    q <= d;
  end if;
  end process;
end;</pre>
```

Question 4.1

SystemVerilog

VHDL

```
assign result = sel ? data : 32'b0;
```

result <= data when sel = '1' else X"00000000";

Question 4.2

HDLs support *blocking* and *nonblocking assignments* in an always / process statement. A group of blocking assignments are evaluated in the order they appear in the code, just as one would expect in a standard programming

language. A group of nonblocking assignments are evaluated concurrently; all of the statements are evaluated before any of the left hand sides are updated.

SystemVerilog

In a SystemVerilog always statement, = indicates a blocking assignment and <= indicates a nonblocking assignment.

Do not confuse either type with continuous assignment using the assign statement. assign statements are normally used outside always statements and are also evaluated concurrently.

VHDL

In a VHDL process statement, := indicates a blocking assignment and <= indicates a nonblocking assignment (also called a concurrent assignment). This is the first section where := is introduced.

Nonblocking assignments are made to outputs and to signals. Blocking assignments are made to variables, which are declared in process statements (see the next example).

<= can also appear outside process statements, where it is also evaluated concurrently.

See HDL Examples 4.24 and 4.29 for comparisons of blocking and non-blocking assignments. Blocking and nonblocking assignment guidelines are given on page 206.

Question 4.3

The SystemVerilog statement performs the bit-wise AND of the 16 least significant bits of data with 0xC820. It then ORs these 16 bits to produce the 1-bit result.

CHAPTER 5

Note: the HDL files given in the following solutions are available on the textbook's companion website at:

http://textbooks.elsevier.com/9780123704979.

Exercise 5.1

(a) From Equation 5.1, we find the 64-bit ripple-carry adder delay to be: $t_{\text{ripple}} = Nt_{\text{FA}} = 64(450 \text{ ps}) = 28.8 \text{ ns}$

(b) From Equation 5.6, we find the 64-bit carry-lookahead adder delay to be:

$$t_{CLA} = t_{pg} + t_{pg_block} + \left(\frac{N}{k} - 1\right) t_{AND_OR} + k t_{FA}$$

 $t_{CLA} = \left[150 + (6 \times 150) + \left(\frac{64}{4} - 1\right)300 + (4 \times 450)\right] = 7.35 \text{ ns}$

(Note: the actual delay is only 7.2 ns because the first AND_OR gate only has a 150 ps delay.)

(c) From Equation 5.11, we find the 64-bit prefix adder delay to be:

$$t_{PA} = t_{pg} + \log_2 N(t_{pg_prefix}) + t_{XOR}$$

 $t_{PA} = [150 + 6(300) + 150] = 2.1 \text{ ns}$

Exercise 5.2

(a) The fundamental building block of both the ripple-carry and carry-lookahead adders is the full adder. We use the full adder from Figure 4.8, shown again here for convenience:




FIGURE 5.1 Full adder implementation

The full adder delay is three two-input gates.

$$t_{FA} = 3(50) \text{ ps} = 150 \text{ ps}$$

The full adder area is five two-input gates.

$$A_{FA} = 5(15 \mu m^2) = 75 \mu m^2$$

The full adder capacitance is five two-input gates.

$$C_{FA} = 5(20 \text{ fF}) = 100 \text{ fF}$$

Thus, the ripple-carry adder delay, area, and capacitance are:

$$t_{\text{ripple}} = Nt_{\text{FA}} = 64(150 \text{ ps}) = 9.6 \text{ ns}$$

$$A_{\text{ripple}} = NA_{\text{FA}} = 64(75 \ \mu m^2) = 4800 \ \mu m^2$$

$$C_{\text{ripple}} = NC_{\text{FA}} = 64(100 \text{ fF}) = 6.4 \text{ pF}$$

Using the carry-lookahead adder from Figure 5.6, we can calculate delay, area, and capacitance. Using Equation 5.6:

$$t_{CLA} = [50 + 6(50) + 15(100) + 4(150)] \text{ ps} = 2.45 \text{ ns}$$

(The actual delay is only 2.4 ns because the first AND_OR gate only contributes one gate delay.)

For each 4-bit block of the 64-bit carry-lookahead adder, there are 4 full adders, 8 two-input gates to generate P_i and G_i , and 11 two-input gates to generate $P_{i:j}$ and $G_{i:j}$. Thus, the area and capacitance are:

$$A_{CLAblock} = [4(75) + 19(15)] \mu m^2 = 585 \mu m^2$$

 $A_{CLA} = 16(585) \mu m^2 = 9360 \mu m^2$
 $C_{CLAblock} = [4(100) + 19(20)] \text{ fF} = 780 \text{ fF}$
 $C_{CLA} = 16(780) \text{ fF} = 12.48 \text{ pF}$

Now solving for power using Equation 1.4,

$$P_{\text{dynamic_ripple}} = \frac{1}{2}CV_{DD}^2 f = \frac{1}{2}(6.4 \text{ pF})(1.2 \text{ V})^2(100 \text{MHz}) = 0.461 \text{ mW}$$

 $P_{\text{dynamic_CLA}} = \frac{1}{2}CV_{DD}^2 f = \frac{1}{2}(12.48 \text{ pF})(1.2 \text{ V})^2(100 \text{MHz}) = 0.899 \text{ mW}$

.

	ripple- carry	carry-lookahead	cla/ripple
Area (μm ²)	4800	9360	1.95
Delay (ns)	9.6	2.45	0.26
Power (mW)	0.461	0.899	1.95

TABLE 5.1 CLA and ripple-carry adder comparison

(b) Compared to the ripple-carry adder, the carry-lookahead adder is almost twice as large and uses almost twice the power, but is almost four times as fast. Thus for performance-limited designs where area and power are not constraints, the carry-lookahead adder is the clear choice. On the other hand, if either area or power are the limiting constraints, one would choose a ripple-carry adder if performance were not a constraint.

Exercise 5.3

David Money Harris and Sarah L. Harris, Digital Design and Computer Architecture, Second Edition © 2012 by Elsevier Inc. Exercise Solutions

142 SOLUTIONS chapter 5

A designer might choose to use a ripple-carry adder instead of a carry-loo-kahead adder if chip area is the critical resource and delay is not the critical constraint.

Exercise 5.4

SystemVerilog

```
module prefixadd16(input logic [15:0] a, b,
                   input logic
                                       cin.
                   output logic [15:0] s,
                   output logic
                                       cout);
  logic [14:0] p, g;
  logic [7:0] pij_0, gij_0, pij_1, gij_1,
               pij_2, gij_2, pij_3, gij_3;
  logic [15:0] gen;
  pgblock pgblock_top(a[14:0], b[14:0], p, g);
  pgblackblock pgblackblock_0({p[14], p[12], p[10],
  p[8], p[6], p[4], p[2], p[0]},
  {g[14], g[12], g[10], g[8], g[6], g[4], g[2], g[0]},
  {p[13], p[11], p[9], p[7], p[5], p[3], p[1], 1'b0},
  {g[13], g[11], g[9], g[7], g[5], g[3], g[1], cin},
                              pij_0, gij_0);
  pgblackblock pgblackblock_1({pij_0[7], p[13],
    pij_0[5], p[9], pij_0[3], p[5], pij_0[1], p[1]},
   {gij_0[7], g[13], gij_0[5], g[9], gij_0[3],
    g[5], gij_0[1], g[1]},
   { {2{pij_0[6]}}, {2{pij_0[4]}}, {2{pij_0[2]}},
     {2{pij_0[0]}} },
    {2{gij_0[6]}}, {2{gij_0[4]}}, {2{gij_0[2]}},
     {2{gij_0[0]}} },
                              pij_1, gij_1);
  pgblackblock pgblackblock_2({pij_1[7], pij_1[6],
pij_0[6], p[11], pij_1[3], pij_1[2], pij_0[2], p[3]},
{gij_1[7], gij_1[6], gij_0[6], g[11], gij_1[3],
gij_1[2], gij_0[2], g[3]},
{ {4{pij_1[5]}}, {4{pij_1[1]}} },
{ {4{gij_1[5]}}, {4{gij_1[1]}} },
pij_2, gij_2);
  pgblackblock pgblackblock_3({pij_2[7], pij_2[6],
    pij_2[5], pij_2[4], pij_1[5], pij_1[4],
    pij_0[4], p[7]},
   {gij_2[7], gij_2[6], gij_2[5],
    gij_2[4], gij_1[5], gij_1[4], gij_0[4], g[7]},
  { 8{pij_2[3]} },{ 8{gij_2[3]} }, pij_3, gij_3);
  sumblock sum_out(a, b, gen, s);
  assign gen = \{gij_3, gij_2[3:0],
                 gij_1[1:0], gij_0[0], cin};
  assign cout = (a[15] \& b[15])
                (gen[15] & (a[15] | b[15]));
endmodule
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity prefixadd16 is
  port(a, b: in STD_LOGIC_VECTOR(15 downto 0);
       cin: in STD_LOGIC;
             out STD_LOGIC_VECTOR(15 downto 0);
       cout: out STD_LOGIC);
end;
architecture synth of prefixadd16 is
  component pgblock
   port(a, b: in STD_LOGIC_VECTOR(14 downto 0);
        p, g: out STD_LOGIC_VECTOR(14 downto 0));
  end component;
  component pgblackblock is
    port (pik, gik: in STD_LOGIC_VECTOR(7 downto 0);
          pkj, gkj: in STD_LOGIC_VECTOR(7 downto 0);
          pij: out STD_LOGIC_VECTOR(7 downto 0);
          gij: out STD_LOGIC_VECTOR(7 downto 0));
  end component;
  component sumblock is
   port (a, b, g: in STD_LOGIC_VECTOR(15 downto 0);
        s:
               out STD_LOGIC_VECTOR(15 downto 0));
  end component;
  signal p, g: STD_LOGIC_VECTOR(14 downto 0);
  signal pij_0, gij_0, pij_1, gij_1,
         pij_2, gij_2, gij_3:
               STD_LOGIC_VECTOR(7 downto 0);
  signal gen: STD_LOGIC_VECTOR(15 downto 0);
  signal pik_0, pik_1, pik_2, pik_3,
         gik_0, gik_1, gik_2, gik_3,
         pkj_0, pkj_1, pkj_2, pkj_3,
         gkj_0, gkj_1, gkj_2, gkj_3, dummy:
               STD_LOGIC_VECTOR(7 downto 0);
begin
  pgblock_top: pgblock
   port map(a(14 downto 0), b(14 downto 0), p, g);
  pik_0 <=
    (p(14)&p(12)&p(10)&p(8)&p(6)&p(4)&p(2)&p(0));
  gik_0 <=
    (g(14)\&g(12)\&g(10)\&g(8)\&g(6)\&g(4)\&g(2)\&g(0));
  pkj_0 <=
     (p(13)\&p(11)\&p(9)\&p(7)\&p(5)\&\ p(3)\&\ p(1)\&'0'); \\
  qkj 0 <=
    (g(13)&g(11)&g(9)&g(7)&g(5)&g(3)&g(1)&cin);
  pgblackblock_0: pgblackblock
         port map(pik_0, gik_0, pkj_0, gkj_0,
         pij_0, gij_0);
```

(continued from previouspage)

Verilog

```
pik_1 \le (pij_0(7)&p(13)&pij_0(5)&p(9)&
                                                 pij_0(3)&p(5)&pij_0(1)&p(1));
       gik_1 \leftarrow (gij_0(7)&g(13)&gij_0(5)&g(9)&
                                                 gij_0(3)&g(5)&gij_0(1)&g(1));
       pkj_1 \leftarrow (pij_0(6)&pij_0(6)&pij_0(4)&pij_0(4)&
                                                 pij_0(2)&pij_0(2)&pij_0(0)&pij_0(0));
       gkj_1 \le (gij_0(6)\&gij_0(6)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&gij_0(4)\&g
                                                 gij_0(2)&gij_0(2)&gij_0(0)&gij_0(0));
       pgblackblock_1: pgblackblock
                                port map(pik_1, gik_1, pkj_1, gkj_1,
                                                        pij_1, gij_1);
       pik_2 \le (pij_1(7)&pij_1(6)&pij_0(6)&
                                                                                  p(11)&pij_1(3)&pij_1(2)&
                                                                                  pij_0(2)&p(3));
       gik_2 \ll (gij_1(7)\&gij_1(6)\&gij_0(6)\&
                                                                                   g(11)&gij_1(3)&gij_1(2)&
                                                                                   gij_0(2)&g(3));
       pkj_2 <= (pij_1(5)&pij_1(5)&pij_1(5)&pij_1(5)&
                  pij_1(1)&pij_1(1)&pij_1(1)&pij_1(1));
       gkj_2 \le (gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&gij_1(5)&g
                   gij_1(1)&gij_1(1)&gij_1(1)&gij_1(1));
       pgblackblock_2: pgblackblock
        port map(pik_2, gik_2, pkj_2, gkj_2, pij_2, gij_2);
       pik_3 <= (pij_2(7)&pij_2(6)&pij_2(5)&
                                                                              pij_2(4)&pij_1(5)&pij_1(4)&
                                                                              pij_0(4)&p(7));
       gik_3 \le (gij_2(7)\&gij_2(6)\&gij_2(5)\&
                                                                              gij_2(4)&gij_1(5)&gij_1(4)&
                                                                              gij_0(4)&g(7));
       pkj_3 \le (pij_2(3), pij_2(3), pij_2(3), pij_2(3),
              pij_2(3),pij_2(3),pij_2(3),pij_2(3));
       gkj_3 \le (gij_2(3), gij_2(3), gij_2(3), gij_2(3),
              gij_2(3),gij_2(3),gij_2(3),gij_2(3));
       pgblackblock_3: pgblackblock
                                  port map(pik_3, gik_3, pkj_3, gkj_3, dummy,
gij_3);
       sum out: sumblock
                                port map(a, b, gen, s);
      \texttt{gen} <= (\texttt{gij}\_3\&\texttt{gij}\_2(3 \texttt{ downto 0})\&\texttt{gij}\_1(1 \texttt{ downto 0})\&
                                                                      gij_0(0)&cin);
        cout <= (a(15) \text{ and } b(15)) \text{ or }
                                         (gen(15) and (a(15) or b(15)));
end;
```

145

(continued from previous page)

SystemVerilog

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity pgblock is
 port(a, b: in STD_LOGIC_VECTOR(14 downto 0);
      p, g: out STD_LOGIC_VECTOR(14 downto 0));
end;
architecture synth of pgblock is
begin
 p <= a or b;
 g <= a and b;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity pgblackblock is
 port(pik, gik, pkj, gkj:
        in STD_LOGIC_VECTOR(7 downto 0);
      pij, gij:
        out STD_LOGIC_VECTOR(7 downto 0));
end;
architecture synth of pgblackblock is
begin
 pij <= pik and pkj;
 gij <= gik or (pik and gkj);
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity sumblock is
 port(a, b, g: in STD_LOGIC_VECTOR(15 downto 0);
               out STD_LOGIC_VECTOR(15 downto 0));
end;
architecture synth of sumblock is
begin
 s <= a xor b xor g;
end;
```




FIGURE 5.2 16-bit prefix adder with "gray cells"

Exercise 5.6




FIGURE 5.3 Schematic of a 16-bit Kogge-Stone adder

Exercise 5.7

(a) We show an 8-bit priority circuit in Figure 5.4. In the figure $X_7 = \overline{A}_7$, $X_{7:6} = \overline{A}_7 \overline{A}_6$, $X_{7:5} = \overline{A}_7 \overline{A}_6 \overline{A}_5$, and so on. The priority encoder's delay is $\log_2 N$ 2-input AND gates followed by a final row of 2-input AND gates. The final stage is an (N/2)-input OR gate. Thus, in general, the delay of an *N*-input priority encoder is:

$$t_{pd_priority} = (\log_2 N + 1)t_{pd_AND2} + t_{pd_ORN/2}$$




FIGURE 5.4 8-input priority encoder


SystemVerilog

```
module priorityckt(input logic [7:0] a,
                   output logic [2:0] z);
  logic [7:0] y;
  logic
              x7, x76, x75, x74, x73, x72, x71;
  logic
              x32, x54, x31;
  logic [7:0] abar;
  // row of inverters
  assign abar = ~a;
  // first row of AND gates
  assign x7 = abar[7];
  assign x76 = abar[6] \& x7;
  assign x54 = abar[4] \& abar[5];
  assign x32 = abar[2] & abar[3];
  // second row of AND gates
  assign x75 = abar[5] \& x76;
  assign x74 = x54 \& x76;
  assign x31 = abar[1] & x32;
  // third row of AND gates
  assign x73 = abar[3] \& x74;
  assign x72 = x32 \& x74;
  assign x71 = x31 \& x74;
  // fourth row of AND gates
  assign y = \{a[7], a[6] \& x7, a[5] \& x76,
              a[4] & x75, a[3] & x74, a[2] & x73,
              a[1] & x72, a[0] & x71};
  // row of OR gates
  assign z = \{ | \{y[7:4]\},
                {y[7:6], y[3:2]},
               |\{y[1], y[3], y[5], y[7]\}\};
endmodule
```


```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity priorityckt is
  port(a: in STD_LOGIC_VECTOR(7 downto 0);
       z: out STD_LOGIC_VECTOR(2 downto 0));
end;
architecture synth of priorityckt is
  signal y, abar: STD_LOGIC_VECTOR(7 downto 0);
  signal x7, x76, x75, x74, x73, x72, x71,
          x32, x54, x31: STD_LOGIC;
begin
  -- row of inverters
  abar <= not a;
  -- first row of AND gates
  x7 <= abar(7);
  x76 \le abar(6) and x7;
  x54 \le abar(4) and abar(5);
  x32 \le abar(2) and abar(3);
  -- second row of AND gates
  x75 \le abar(5) \text{ and } x76;
  x74 \le x54 and x76;
  x31 \le abar(1) and x32;
  -- third row of AND gates
  x73 \le abar(3) and x74;
  x72 \le x32 \text{ and } x74;
  x71 \le x31 \text{ and } x74;
  -- fourth row of AND gates
  y \le (a(7) \& (a(6) and x7) \& (a(5) and x76) &
         (a(4) \text{ and } x75) \& (a(3) \text{ and } x74) \& (a(2) \text{ and}
x73) &
        (a(1) and x72) & (a(0) and x71));
  -- row of OR gates
  z \le (y(7) \text{ or } y(6) \text{ or } y(5) \text{ or } y(4)) &
          (y(7) \text{ or } y(6) \text{ or } y(3) \text{ or } y(2)) \&
          (y(1) \text{ or } y(3) \text{ or } y(5) \text{ or } y(7)) );
end;
```

(a) $\begin{array}{c} A_{31} \\ B_{31} \\ \end{array}$ $\begin{array}{c} A_{30} \\ B_{30} \\ \end{array}$ Not Equal

(b)



(c)



Exercise 5.9

SystemVerilog

VHDL

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity alu32 is
 port(A, B: in STD_LOGIC_VECTOR(31 downto 0);
     F: in STD_LOGIC_VECTOR(2 downto 0);
       Y: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture synth of alu32 is
  signal S, Bout: STD_LOGIC_VECTOR(31 downto 0);
  Bout \leftarrow (not B) when (F(2) = '1') else B;
  S \le A + Bout + F(2);
  process(all) begin
    case F(1 downto 0) is
      when "00" => Y <= A and Bout;
      when "01" => Y <= A or Bout;
      when "10" => Y <= S;
      when "11" => Y <=
      ("000000000000000000000000000000" & S(31));
      when others => Y <= X"00000000";
    end case;
  end process;
end;
```

Exercise 5.10

(a)

When adding:

- If both operands are positive and output is negative, overflow occurred.
- If both operands are negative and the output is positive, overflow occurred.

When subtracting:

- If the first operand is positive and the second is negative, if the output of the adder unit is negative, overflow occurred.
- If first operand is negative and second operand is positive, if the output of the adder unit is positive, overflow occurred.

```
In equation form:
```

```
Overflow = ADD & (A & B & ~S[31] | ~A & ~B & S[31]) |
```

SUB & (A & ~B & ~S[31]
$$\mid$$
 ~A & B & S[31]); // note: S is the output of the adder

When the ALU is performing addition, F[2] = 0. With subtraction, F[2] = 1. Thus,

Overflow =
$$\sim$$
F[2] & (A & B & \sim S[31] | \sim A & \sim B & S[31]) |
F[2] & (\sim A & B & S[31] | A & \sim B & \sim S[31]);

(b)




FIGURE 5.5 Overflow circuit

(c)

SystemVerilog

```
module alu32(input logic [31:0] A, B,
             input logic [2:0] F,
             output logic [31:0] Y,
             output logic Overflow);
  logic [31:0] S, Bout;
  assign Bout = F[2] ? ~B : B;
  assign S = A + Bout + F[2];
  always_comb
    case (F[1:0])
      2'b00: Y = A & Bout;
      2'b01: Y = A | Bout;
     2'b10: Y = S;
      2'b11: Y = S[31];
    endcase
  always_comb
    case (F[2])
     1'b0: Overflow = A[31] & B[31] & ~S[31] |
                       ~A[31] & ~B[31] & S[31];
      1'b1: Overflow = ~A[31] & B[31] & S[31] |
                       A[31] & ~B[31] & ~S[31];
      default: Overflow = 1'b0;
    endcase
endmodule
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity alu32 is
  port(A, B: in STD_LOGIC_VECTOR(31 downto 0);
              in STD_LOGIC_VECTOR(2 downto 0);
  F:
              out STD_LOGIC_VECTOR(31 downto 0);
   Υ:
   Overflow: out STD_LOGIC);
end;
architecture synth of alu32 is
  signal S, Bout:
                        STD_LOGIC_VECTOR(31 downto 0);
begin
  Bout \leftarrow (not B) when (F(2) = '1') else B;
  S \le A + Bout + F(2);
  -- alu function
 process(all) begin
   case F(1 downto 0) is
      when "00" => Y <= A and Bout;
      when "01" => Y <= A or Bout;
      when "10" \Rightarrow Y \iff S;
      when "11" => Y <=
 ("00000000000000000000000000000000" & S(31));
      when others => Y <= X"00000000";
    end case;
  end process;
  -- overflow circuit
  process(all) begin
    case F(2 downto 1) is
      when "01" => Overflow <=
        (A(31) \text{ and } B(31) \text{ and } (\text{not } (S(31)))) \text{ or }
        ((not A(31)) and (not B(31)) and S(31));
      when "11" => Overflow <=
        ((not A(31)) and B(31) and S(31)) or
        (A(31) \text{ and } (\text{not } B(31)) \text{ and } (\text{not } S(31)));
      when others => Overflow <= '0';
    end case;
  end process;
end;
```

SystemVerilog

```
module alu32(input logic [31:0] A, B,
             input logic [2:0] F,
             output logic [31:0] Y,
             output logic Zero, Overflow);
 logic [31:0] S, Bout;
 assign Bout = F[2] ? ~B : B;
 assign S = A + Bout + F[2];
  always_comb
   case (F[1:0])
     2'b00: Y <= A & Bout;
     2'b01: Y <= A | Bout;
     2'b10: Y <= S;
     2'b11: Y <= S[31];
    endcase
  assign Zero = (Y == 32'b0);
 always_comb
   case (F[2:1])
     2'b01: Overflow <= A[31] & B[31] & ~S[31] |
                        ~A[31] & ~B[31] & S[31];
     2'b11: Overflow <= ~A[31] & B[31] & S[31] |
                        A[31] & ~B[31] & ~S[31];
     default: Overflow <= 1'b0;
    endcase
endmodule
```

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity alu32 is
                 in STD_LOGIC_VECTOR(31 downto 0);
  port(A, B:
       _{\mathrm{F}}:
                 in
                       STD LOGIC VECTOR(2 downto 0);
      v:
            inout STD_LOGIC_VECTOR(31 downto 0);
      Overflow: out STD_LOGIC;
      Zero: out STD_LOGIC);
end;
architecture synth of alu32 is
  signal S, Bout:
                       STD_LOGIC_VECTOR(31 downto 0);
begin
  Bout \leftarrow (not B) when (F(2) = '1') else B;
  S \le A + Bout + F(2);
  -- alu function
  process(all) begin
    case F(1 downto 0) is
      when "00" \Rightarrow Y \iff A and Bout;
      when "01" => Y <= A or Bout;
      when "10" => Y <= S;
      when "11" => Y <=
         ("00000000000000000000000000000000" & S(31));
      when others => Y <= X"00000000";
    end case;
  end process;
  Zero \leftarrow '1' when (Y = X"00000000") else '0';
  -- overflow circuit
  process(all) begin
    case F(2 downto 1) is
      when "01" => Overflow <=
         (A(31) \text{ and } B(31) \text{ and } (\text{not } (S(31)))) \text{ or }
         ((not A(31)) and (not B(31)) and S(31));
      when "11" => Overflow <=
         ((not A(31)) and B(31) and S(31)) or
         (A(31) \text{ and } (\text{not } B(31)) \text{ and } (\text{not } S(31)));
      when others => Overflow <= '0';
    end case;
  end process;
end;
```

The following shows the contents of the file test_alu32.tv and test_a-lu32_vhdl.tv. Note that VHDL does not use underscores ("_") to separate the hex digits.

test_alu32.tv

test_alu32_vhdl.tv

0_A_0000000_00000000_0000000	0a000000000000000000000000000000000000
0_2_00000000_FFFFFFFF_FFFFFFF	020000000ffffffffffffffff
0_A_0000001_FFFFFFFF_00000000	0a0000001ffffffff00000000
0_2_000000FF_00000001_00000100	02000000ff000000100000100
O_E_0000000_00000000_0000000	0e000000000000000000000000000000000000
0_6_00000000_FFFFFFFF_00000001	060000000ffffffff0000001
0_E_00000001_00000001_00000000	0e0000001000000100000000
0_6_00000100_00000001_000000FF	06000001000000001000000ff
0_F_00000000_00000000_0000000	0f000000000000000000000000000000000000
0_7_0000000_0000001_00000001	0700000000000000100000001
0_F_00000000_FFFFFFFF_00000000	0f0000000ffffffff00000000
0_F_0000001_00000000_0000000	0f000000100000000000000000
0_7_FFFFFFF_00000000_0000001	07ffffffff0000000000000001
O_O_FFFFFFF_FFFFFFFFFFFFFFFFFFFFFFFFFF	00ffffffffffffffffffffffff
0_0_FFFFFFF_12345678_12345678	00ffffffff1234567812345678
0_0_12345678_87654321_02244220	00123456788765432102244220
0_8_00000000_FFFFFFFF_00000000	080000000ffffffff00000000
O_1_FFFFFFF_FFFFFFFFFFFFFFFFFFFFFFFFFFF	01ffffffffffffffffffffffff
0_1_12345678_87654321_97755779	01123456788765432197755779
0_1_00000000_FFFFFFFF_FFFFFFF	010000000ffffffffffffffff
0_9_00000000_00000000_00000000	090000000000000000000000000000000000000
1_2_FFFFFFF_80000000_7FFFFFFF	12ffffffff80000007ffffffff
1_2_0000001_7FFFFFF_8000000	1200000017fffffff8000000
1_6_8000000_0000001_7FFFFFF	16800000000000017fffffff
1_6_7FFFFFF_FFFFFFF_8000000	167ffffffffffffff8000000

(continued on next page)

Testbench

SystemVerilog

```
module test_alu32_v;
  // Inputs
 logic [31:0] A;
 logic [31:0] B;
 logic [2:0] F;
  // Outputs
 logic [31:0] Y;
 logic Zero, Overflow;
  // Internal signals
 reg clk;
  // Simulation variables
  logic [31:0] vectornum, errors;
  logic [100:0] testvectors[10000:0];
  logic [31:0] ExpectedY;
  logic
                 ExpectedZero;
  logic
                 ExpectedOverflow;
  // Instantiate the Unit Under Test (UUT)
 alu32 uut (A, B, F, Y, Zero, Overflow);
  // generate clock
 always
   begin
     clk = 1; #5; clk = 0; #5;
    end
```

VHDL

```
library IEEE;
use IEEE.STD_LOGIC_1164.all; use STD.TEXTIO.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
use IEEE.STD_LOGIC_ARITH.all;
entity test_alu32_vhd is -- no inputs or outputs
architecture sim of test_alu32_vhd is
  component alu32
  port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
      f:
               in STD_LOGIC_VECTOR(2 downto 0);
      y: inout STD_LOGIC_VECTOR(31 downto 0);
zero: out STD_LOGIC;
overflow: out STD_LOGIC);
  end component;
  signal a, b: STD_LOGIC_VECTOR(31 downto 0);
  signal f:
                    STD_LOGIC_VECTOR(2 downto 0);
  signal y:
                    STD_LOGIC_VECTOR(31 downto 0);
  signal zero:
                    STD_LOGIC;
  signal overflow: STD_LOGIC;
  signal clk, reset: STD_LOGIC;
  signal yexpected: STD_LOGIC_VECTOR(31 downto 0);
  signal oexpected: STD_LOGIC;
  signal zexpected: STD_LOGIC;
  constant MEMSIZE: integer := 25;
  type tvarray is array(MEMSIZE downto 0) of
  STD_LOGIC_VECTOR(100 downto 0);
  shared variable testvectors: tvarray;
  shared variable vectornum, errors: integer;
begin
  -- instantiate device under test
  dut: alu32 port map(a, b, f, y, zero, overflow);
  -- generate clock
  process begin
    clk <= '1'; wait for 5 ns;
    clk <= '0'; wait for 5 ns;
  end process;
```

(continued on next page)

(continued from previous page)

SystemVerilog

```
// at start of test, load vectors
initial
begin
    $readmemh("test_alu32.tv", testvectors);
    vectornum = 0; errors = 0;
end
```

VHDL

```
-- at start of test, load vectors
-- and pulse reset
process is
 file tv: TEXT;
  variable i, index, count: integer;
  variable L: line;
  variable ch: character;
  variable result: integer;
begin
  -- read file of test vectors
  i := 0;
  index := 0;
  FILE_OPEN(tv, "test_alu32_vhdl.tv", READ_MODE);
  report "Opening file\n";
  while not endfile(tv) loop
    readline(tv, L);
    result := 0;
    count := 3;
    for i in 1 to 26 loop
      read(L, ch);
      if '0' <= ch and ch <= '9' then
         result := result*16 + character'pos(ch)
                    - character'pos('0');
      elsif 'a' <= ch and ch <= 'f' then
         result := result*16 + character'pos(ch)
                   - character'pos('a')+10;
      else report "Format error on line " &
           integer'image(index) & " i = " &
           integer'image(i) & " char = " &
           character'image(ch)
           severity error;
      end if;
      -- load vectors
      -- assign first 5 bits
      if (i = 2) then
        testvectors(index)( 100 downto 96) :=
           CONV_STD_LOGIC_VECTOR(result, 5);
        count := count - 1;
        result := 0;
                              -- reset result
      -- assign the rest of testvectors in
      -- 32-bit increments
     elsif ((i = 10) \text{ or } (i = 18) \text{ or } (i = 26)) then
        testvectors(index)( (count*32 + 31)
                            downto (count*32)) :=
           CONV_STD_LOGIC_VECTOR(result, 32);
        count := count - 1;
        result := 0;
                             -- reset result
      end if;
    end loop;
    index := index + 1;
  end loop;
  vectornum := 0; errors := 0;
  reset <= '1'; wait for 27 ns; reset <= '0';
  wait;
end process;
```

(continued on next page)

(continued from previous page)

SystemVerilog

```
// apply test vectors on rising edge of clk
 always @(posedge clk)
 begin
    #1; {ExpectedOverflow, ExpectedZero, F, A, B,
         ExpectedY = testvectors[vectornum];
  // check results on falling edge of clk
  always @(negedge clk)
 begin
    if ({Y, Zero, Overflow} !==
        {ExpectedY, ExpectedZero, ExpectedOverflow})
         $display("Error: inputs: F = %h, A = %h,
        B = h'', F, A, B);
         $display(" Y = %h, Zero = %b
          Overflow = %b\n (Expected Y = %h,
          Expected Zero = %b, Expected Overflow
          = %b)", Y, Zero, Overflow,
          ExpectedY, ExpectedZero,
          ExpectedOverflow);
        errors = errors + 1;
      end
    vectornum = vectornum + 1;
    if (testvectors[vectornum] === 101'hx)
         $display("%d tests completed with %d
          errors", vectornum, errors);
        $finish;
       end
  end
endmodule
```

VHDL

```
-- apply test vectors on rising edge of clk
 process (clk) begin
   if (clk'event and clk = '1') then
     oexpected <= testvectors(vectornum)(100)
       after 1 ns;
    zexpected <= testvectors(vectornum)(99)</pre>
       after 1 ns;
           <= testvectors(vectornum)(98 downto 96)
       after 1 ns;
            <= testvectors(vectornum)(95 downto 64)
       after 1 ns;
    b
            <= testvectors(vectornum)(63 downto 32)
       after 1 ns;
   yexpected <= testvectors(vectornum)(31 downto 0)</pre>
       after 1 ns;
 end process;
  -- check results on falling edge of clk
 process (clk) begin
   if (clk'event and clk = '0' and reset = '0') then
     assert y = yexpected
       report "Error: vectornum = " &
          integer'image(vectornum) &
          "y = " & integer'image(CONV_INTEGER(y)) &
          ", a = " & integer'image(CONV_INTEGER(a)) &
         ", b = " & integer'image(CONV_INTEGER(b)) &
          ", f = " & integer'image(CONV_INTEGER(f));
      assert overflow = oexpected
       report "Error: overflow = " &
          STD_LOGIC'image(overflow);
     assert zero = zexpected
       report "Error: zero = " &
         STD_LOGIC'image(zero);
      if ( (y /= yexpected) or
           (overflow /= oexpected) or
           (zero /= zexpected) ) then
       errors := errors + 1;
      end if;
      vectornum := vectornum + 1;
      if (is_x(testvectors(vectornum))) then
        if (errors = 0) then
         report "Just kidding -- " &
                 integer'image(vectornum) &
                 " tests completed successfully."
                 severity failure;
       else
          report integer'image(vectornum) &
                 " tests completed, errors = " &
                 integer'image(errors)
                 severity failure;
       end if:
      end if;
   end if;
  end process;
end;
```

A 2-bit left shifter creates the output by appending two zeros to the least significant bits of the input and dropping the two most significant bits.





FIGURE 5.6 2-bit left shifter, 32-bit input and output

2-bit Left Shifter

SystemVerilog

VHDL

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity leftshift2_32 is
  port(a: in STD_LOGIC_VECTOR(31 downto 0);
        y: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture synth of leftshift2_32 is
begin
  y <= a(29 downto 0) & "00";
end;</pre>
```



4-bit Left and Right Rotator

SystemVerilog

```
module
         ex5_14(a,
                      right_rotated,
                                       left_rotated,
shamt);
    input logic [3:0] a;
    output logic [3:0] right_rotated;
                                                        VHDL
    output logic [3:0] left_rotated;
    input logic [1:0] shamt;
                                                        library IEEE;
 // right rotated
                                                        use IEEE.STD_LOGIC_1164.all;
 always_comb
   case(shamt)
                                                        entity ex5_14 is
     2'b00: right_rotated = a;
                                                         port(a:
                                                                      in STD_LOGIC_VECTOR(3 downto 0);
     2'b01: right_rotated =
                                                               right_rotated, left_rotated: out
       {a[0], a[3], a[2], a[1]};
                                                                         STD_LOGIC_VECTOR(3 downto 0);
     2'b10: right_rotated =
                                                               shamt: in STD_LOGIC_VECTOR(1 downto 0));
       {a[1], a[0], a[3], a[2]};
                                                        end;
     2'b11: right_rotated =
                                                        architecture synth of ex5_14 is
       {a[2], a[1], a[0], a[3]};
     default: right_rotated = 4'bxxxx;
                                                        begin
   endcase
                                                        -- right-rotated
 // left rotated
                                                         process(all) begin
 always_comb
                                                            case shamt is
   case(shamt)
                                                              when "00" => right_rotated <= a;
                                                              when "01" => right_rotated <=
     2'b00: left_rotated = a;
     2'b01: left_rotated =
                                                                           (a(0), a(3), a(2), a(1));
       {a[2], a[1], a[0], a[3]};
                                                              when "10" => right_rotated <=
     2'b10: left_rotated =
                                                                           (a(1), a(0), a(3), a(2));
       {a[1], a[0], a[3], a[2]};
                                                              when "11" => right_rotated <=
     2'b11: left_rotated =
                                                                           (a(2), a(1), a(0), a(3));
       {a[0], a[3], a[2], a[1]};
                                                              when others => right_rotated <= "XXXX";
    default: left_rotated = 4'bxxxx;
                                                            end case;
   endcase
                                                          end process;
endmodule
                                                        -- left-rotated
                                                          process(all) begin
                                                            case shamt is
                                                              when "00" => left_rotated <= a;
                                                              when "01" => left_rotated <=
                                                                           (a(2), a(1), a(0), a(3));
                                                              when "10" => left_rotated <=
                                                                           (a(1), a(0), a(3), a(2));
                                                              when "11" => left_rotated <=
                                                                           (a(0), a(3), a(2), a(1));
                                                              when others => left_rotated <= "XXXX";
                                                            end case;
                                                          end process;
```

end;

162

SOLUTIONS

chapter 5




FIGURE 5.7 8-bit left shifter using 24 2:1 multiplexers

Exercise 5.16

Any N-bit shifter can be built by using $\log_2 N$ columns of 2-bit shifters. The first column of multiplexers shifts or rotates 0 to 1 bit, the second column shifts or rotates 0 to 3 bits, the following 0 to 7 bits, etc. until the final column shifts or rotates 0 to N-1 bits. The second column of multiplexers takes its inputs from the first column of multiplexers, the third column takes its input from the second column, and so forth. The 1-bit select input of each column is a single bit of the *shamt* (shift amount) control signal, with the least significant bit for the leftmost column and the most significant bit for the right-most column.

Exercise 5.17

- (a) B = 0, C = A, k = shamt
- (b) $B = A_{N-1}$ (the most significant bit of A), repeated N times to fill all N bits of B
 - (c) B = A, C = 0, k = N shamt
 - (d) B = A, C = A, k = shamt
 - (e) B = A, C = A, k = N shamt

Exercise 5.18

$$t_{pd_MULT4} = t_{AND} + 8t_{FA}$$

For N = 1, the delay is t_{AND} . For N > 1, an $N \times N$ multiplier has N-bit operands, N partial products, and N-1 stages of 1-bit adders. The delay is through the AND gate, then through all N adders in the first stage, and finally through 2 adder delays for each of the remaining stages. So the propagation is:

$$t_{pd_\text{MULTN}} = t_{\text{AND}} + [N + 2(N-2)]t_{FA}$$

Exercise 5.19

$$t_{pd_DIV4} = 4 (4t_{FA} + t_{MUX}) = 16t_{FA} + 4t_{MUX}$$

$$t_{pd_DIVN} = N^2 t_{FA} + N t_{MUX}$$

Recall that a two's complement number has the same weights for the least significant N-1 bits, regardless of the sign. The sign bit has a weight of -2^{N-1}. Thus, the product of two N-bit complement numbers, y and x is:

$$P = \left(-y_{N-1}2^{N-1} + \sum_{j=0}^{N-2} y_j 2^j\right) \left(-x_{N-1}2^{N-1} + \sum_{i=0}^{N-2} x_i 2^i\right)$$

Thus,

$$\sum_{i=0}^{N-2N-2} \sum_{j=0}^{x_i y_j} z^{i+j} + x_{N-1} y_{N-1} 2^{2N-2} - \sum_{i=0}^{N-2} x_i y_{N-1} 2^{i+N-1} - \sum_{j=0}^{N-2} x_{N-1} y_j 2^{j+N-1}$$

The two negative partial products are formed by taking the two's complement (inverting the bits and adding 1). Figure 5.8 shows a 4 x 4 multiplier. Figure 5.8 (b) shows the partial products using the above equation. Figure 5.8 (c) shows a simplified version, pushing through the 1's. This is known as a *modified Baugh-Wooley multiplier*. It can be built using a hierarchy of adders.

$$\begin{array}{c} \begin{array}{c} A & B \\ \hline X \\ \hline X \\ \hline \end{array} \\ \begin{array}{c} X \\ \hline X \\ \hline \end{array} \\ \begin{array}{c} X \\ \hline \\ B_3 \\ \hline \end{array} \\ \begin{array}{c} X \\ \hline \\ B_3 \\ \hline \\ A_2B_3 \\ A_1B_3 \\ A_2B_2 \\ A_1B_1 \\ A_0B_3 \\ A_0B_2 \\ A_1B_1 \\ A_0B_3 \\ A_0B_2 \\ A_1B_3 \\ A_0B_3 \\ \hline \end{array} \\ \begin{array}{c} A_2B_1 \\ A_2B_2 \\ A_1B_2 \\ A_0B_2 \\ A_1B_3 \\ A_0B_3 \\ \hline \end{array} \\ \begin{array}{c} A_2B_2 \\ A_1B_3 \\ A_0B_3 \\ \hline \end{array} \\ \begin{array}{c} A_2B_2 \\ A_1B_3 \\ A_0B_3 \\ \hline \end{array} \\ \begin{array}{c} A_2B_2 \\ A_1B_3 \\ A_0B_3 \\ \hline \end{array} \\ \begin{array}{c} A_2B_2 \\ A_1B_3 \\ A_0B_3 \\ \hline \end{array} \\ \begin{array}{c} A_1 \\ A_2B_3 \\ A_1B_3 \\ A_2B_3 \\ A_1B_3 \\ A_2B_3 \\ A_1B_3 \\ A_2B_3 \\ A_1B_3 \\ A_2B_3 \\ A_3B_3 \\ \hline \end{array} \\ \begin{array}{c} A_1 \\ A_1B_3 \\ A_2B_3 \\ A_2B_2 \\ A_1B_2 \\ A_0B_2 \\ \hline \end{array} \\ \begin{array}{c} A_1B_3 \\ A_2B_3 \\ A_2B_2 \\ A_1B_3 \\ A_2B_3 \\ A_2B_3 \\ A_3B_3 \\ A_3B_3 \\ \hline \end{array} \\ \begin{array}{c} A_1B_3 \\ A_2B_3 \\ A_2B_3 \\ A_3B_3 \\ A_3B_3 \\ \hline \end{array} \\ \begin{array}{c} A_1B_3 \\ A_2B_3 \\ A_2B_3 \\ A_3B_3 \\ A_3B_3 \\ A_3B_3 \\ \hline \end{array} \\ \begin{array}{c} A_1B_3 \\ A_2B_3 \\ A_2B_3 \\ A_3B_3 \\ A_3B_3 \\ \hline \end{array} \\ \begin{array}{c} A_1B_3 \\ A_2B_3 \\ A_2B_3 \\ A_3B_3 \\ A_3B_3 \\ \hline \end{array} \\ \begin{array}{c} A_1B_3 \\ A_2B_3 \\ A_3B_3 \\ A_3B_3 \\ A_3B_3 \\ \hline \end{array} \\ \begin{array}{c} A_1B_3 \\ A_2B_3 \\ A_3B_3 \\ A_3B_3 \\ A_3B_3 \\ \hline \end{array} \\ \begin{array}{c} A_1B_3 \\ A_2B_3 \\ A_3B_3 \\ A_3B_3 \\ A_3B_3 \\ \hline \end{array} \\ \begin{array}{c} A_1B_3 \\ A_2B_3 \\ A_2B_3 \\ A_3B_3 \\ A_2B_3 \\ A_1B_3 \\ A_1B_3 \\ A_2B_3 \\ A_1B_3 \\ A_1B_$$

FIGURE 5.8 Multiplier: (a) symbol, (b) function, (c) simplified function




FIGURE 5.9 Sign extension unit (a) symbol, (b) underlying hardware

SystemVerilog

VHDL

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity signext4_8 is
  port(a: in STD_LOGIC_VECTOR(3 downto 0);
      y: out STD_LOGIC_VECTOR(7 downto 0));
end;
architecture synth of signext4_8 is
begin
```




FIGURE 5.10 Zero extension unit (a) symbol, (b) underlying hardware

SystemVerilog

VHDL

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity zeroext4_8 is
   port(a: in STD_LOGIC_VECTOR(3 downto 0);
        y: out STD_LOGIC_VECTOR(7 downto 0));
end;
architecture synth of zeroext4_8 is
begin
   y <= "0000" & a(3 downto 0);
end;</pre>
```

Exercise 5.23

$$\begin{array}{r|rrrr}
 & 100.110 \\
1100 & 111001.000 \\
 & -1100 & \downarrow & \downarrow & \\
\hline
 & 001001 & 0 \\
 & - & 110 & 0 \\
 & - & & 11 & 00 \\
 & - & & & & 0
\end{array}$$

(a)
$$\left[0, \left(2^{12} - 1 + \frac{2^{12} - 1}{2^{12}}\right)\right]$$

(b)
$$\left[-\left(2^{11}-1+\frac{2^{12}-1}{2^{12}}\right), \left(2^{11}-1+\frac{2^{12}-1}{2^{12}}\right) \right]$$

(c)
$$\left[-\left(2^{11} + \frac{2^{12} - 1}{2^{12}}\right), \left(2^{11} - 1 + \frac{2^{12} - 1}{2^{12}}\right) \right]$$

Exercise 5.25

- (a) $1000\ 1101\ .\ 1001\ 0000 = 0x8D90$
- (b) $0010\ 1010\ .\ 0101\ 0000 = 0x2A50$
- (c) $1001\ 0001\ .\ 0010\ 1000 = 0x9128$

Exercise 5.26

- (a) 111110.100000 = 0xFA0
- (b) 010000.010000 = 0x410
- (c) 101000.000101 = 0xA05

Exercise 5.27

- (a) $1111\ 0010$. $0111\ 0000 = 0$ xF270
- (b) $0010\ 1010\ .\ 0101\ 0000 = 0x2A50$
- (c) $1110\ 1110\ .\ 1101\ 1000 = 0$ xEED8

Exercise 5.28

- (a) 100001.100000 = 0x860
- (b) 010000.010000 = 0x410
- (c) 110111.111011 = 0xDFB

Exercise 5.29

(a) $-1101.1001 = -1.1011001 \times 2^3$

Thus, the biased exponent = $127 + 3 = 130 = 1000 \ 0010_2$

In IEEE 754 single-precision floating-point format:

(b) $101010.0101 = 1.010100101 \times 2^5$

Thus, the biased exponent = $127 + 5 = 132 = 1000 \ 0100_2$

In IEEE 754 single-precision floating-point format:

 $0\ 1000\ 0100\ 010\ 1001\ 0100\ 0000\ 0000\ 0000 = \mathbf{0x42294000}$

(c) $-10001.00101 = -1.000100101 \times 2^4$

Thus, the biased exponent = $127 + 4 = 131 = 1000 \ 0011_2$

In IEEE 754 single-precision floating-point format:

Exercise 5.30

Exercise 5.31

- (a) 5.5
- (b) $-0000.0001_2 = -0.0625$
- (c) 8

Exercise 5.32

- (a) 29.65625
- (b) -25.1875
- (c) -23.875

Exercise 5.33

Exercise 5.34

- (a) C0123456
- (b) D1E072C3
- (c) 5F19659A

Exercise 5.35

```
(a) 0xC0D20004 = 1\ 1000\ 0001\ 101\ 0010\ 0000\ 0000\ 0000\ 0100
= -1.101\ 0010\ 0000\ 0000\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0011\ 0000\ 0000\ 0011\ 0000\ 0000\ 0011\ 0000\ 0000\ 0011\ 0000\ 0000\ 0011\ 0000\ 0000\ 0011\ 0000\ 0000\ 0011\ 0000\ 0000\ 0011\ 0000\ 0000\ 0011\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\
```

When adding these two numbers together, 0xC0D20004 becomes:

 0×2^{101} because all of the significant bits shift off the right when making the exponents equal. Thus, the result of the addition is simply the second number:

0x72407020

```
(b) 0xC0D20004 = 1\ 1000\ 0001\ 101\ 0010\ 0000\ 0000\ 0000\ 0100 = -1.101\ 0010\ 0000\ 0000\ 0000\ 01\times 2^2 0x40DC0004 = 0\ 1000\ 0001\ 101\ 1100\ 0000\ 0000\ 0100 = 1.101\ 1100\ 0000\ 0000\ 0100\ 01\times 2^2
```

1.101 1100 0000 0000 0000 01 \times 2²

 $-1.101\ 0010\ 0000\ 0000\ 0000\ 01 \times 2^{2}$

= 0.000 1010

 $\times 2^2$

 $= 1.010 \times 2^{-2}$

= 0x3EA00000

(c)

 $0x5FBE4000 = 0\ 1011\ 1111\ 011\ 1110\ 0100\ 0000\ 0000\ 0000\ 0000$

 $= 1.011 1110 01 \times 2^{64}$

 $0x3FF80000 = 0\ 0111\ 1111\ 111\ 1000\ 0000\ 0000\ 0000\ 0000$

 $= 1.11111 \times 2^{0}$

 $0xDFDE4000 = 1\ 1011\ 1111\ 101\ 1110\ 0100\ 0000\ 0000\ 0000\ 0000$

 $= -1.101\ 1110\ 01 \times 2^{64}$

Thus,
$$(1.011\ 1110\ 01\times 2^{64}+1.111\ 1\times 2^0)=1.011\ 1110\ 01\times 2^{64}$$

And, $(1.011\ 1110\ 01\times 2^{64}+1.111\ 1\times 2^0)-1.101\ 1110\ 01\times 2^{64}=$

$$-0.01\times 2^{64}=-1.0\times 2^{64}$$

$$=1\ 1011\ 1101\ 000\ 0000\ 0000\ 0000\ 0000\ 0000$$

$$=0\mathbf{x}\mathbf{DE800000}$$

This is counterintuitive because the second number (0x3FF80000) does not affect the result because its order of magnitude is less than 2^{23} of the other numbers. This second number's significant bits are shifted off when the exponents are made equal.

Exercise 5.36

We only need to change step 5.

- 1. Extract exponent and fraction bits.
- 2. Prepend leading 1 to form the mantissa.
- 3. Compare exponents.
- 4. Shift smaller mantissa if necessary.
- 5. If one number is negative: Subtract it from the other number. If the result is negative, take the absolute value of the result and make the sign bit 1.

If both numbers are negative: Add the numbers and make the sign bit 1. If both numbers are positive: Add the numbers and make the sign bit 0.

- 6. Normalize mantissa and adjust exponent if necessary.
- 7. Round result
- 8. Assemble exponent and fraction back into floating-point number

(a)
$$2(2^{31} - 1 - 2^{23}) = 2^{32} - 2 - 2^{24} = 4,278,190,078$$

(b) $2(2^{31} - 1) = 2^{32} - 2 = 4,294,967,294$

(c) $\pm \infty$ and NaN are given special representations because they are often used in calculations and in representing results. These values also give useful information to the user as return values, instead of returning garbage upon overflow, underflow, or divide by zero.

Exercise 5.38

(b) 0x43750000 is greater than 0x3D800000, so magnitude comparison gives the correct result.

- (d) No, integer comparison no longer works. 7E000000 > 03F50000 (indicating that 1.0×2^{-4} is greater than 1.1110101×2^{7} , which is incorrect.)
- (e) It is convenient for integer comparison to work with floating-point numbers because then the computer can compare numbers without needing to extract the mantissa, exponent, and sign.




FIGURE 5.11 Floating-point adder hardware: (a) block diagram, (b) underlying hardware

SystemVerilog

endmodule

```
module fpadd(input logic [31:0] a, b,
             output logic [31:0] s);
  logic [7:0] expa, expb, exp_pre, exp, shamt;
  logic
               alessb;
  logic [23:0] manta, mantb, shmant;
  logic [22:0] fract;
  assign \{expa, manta\} = \{a[30:23], 1'b1, a[22:0]\};
  assign \{expb, mantb\} = \{b[30:23], 1'b1, b[22:0]\};
  assign s
                       = {1'b0, exp, fract};
  expcomp
            expcompl(expa, expb, alessb, exp_pre,
                     shamt);
  shiftmant shiftmant1(alessb, manta, mantb,
                       shamt, shmant);
            addmant1(alessb, manta, mantb,
  addmant
                     shmant, exp_pre, fract, exp);
```

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
use IEEE.STD_LOGIC_ARITH.all;
entity fpadd is
 port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
      s: out STD_LOGIC_VECTOR(31 downto 0));
architecture synth of fpadd is
 component expcomp
   port(expa, expb: in STD_LOGIC_VECTOR(7 downto 0);
                    inout STD_LOGIC;
        alessb:
       exp,shamt: out STD_LOGIC_VECTOR(7 downto 0));
 end component;
 component shiftmant
   port(alessb: in STD LOGIC;
        manta:
                 in STD_LOGIC_VECTOR(23 downto 0);
                 in STD_LOGIC_VECTOR(23 downto 0);
        manth:
        shamt: in STD LOGIC VECTOR(7 downto 0);
        shmant: out STD_LOGIC_VECTOR(23 downto 0));
  end component;
 component addmant
   port(alessb: in STD_LOGIC;
        manta:
                 in STD_LOGIC_VECTOR(23 downto 0);
        mantb: in STD_LOGIC_VECTOR(23 downto 0);
        shmant: in STD_LOGIC_VECTOR(23 downto 0);
        exp_pre: in STD_LOGIC_VECTOR(7 downto 0);
        fract: out STD_LOGIC_VECTOR(22 downto 0);
                 out STD_LOGIC_VECTOR(7 downto 0));
        exp:
  end component;
 signal expa, expb: STD_LOGIC_VECTOR(7 downto 0);
  signal exp_pre, exp: STD_LOGIC_VECTOR(7 downto 0);
  signal shamt: STD_LOGIC_VECTOR(7 downto 0);
  signal alessb: STD_LOGIC;
  signal manta: STD_LOGIC_VECTOR(23 downto 0);
 signal mantb: STD_LOGIC_VECTOR(23 downto 0);
 signal shmant: STD_LOGIC_VECTOR(23 downto 0);
 signal fract: STD_LOGIC_VECTOR(22 downto 0);
begin
  expa <= a(30 downto 23);
 manta <= '1' & a(22 downto 0);
 expb <= b(30 downto 23);
 mantb <= '1' & b(22 downto 0);
        <= '0' & exp & fract;
  expcomp1: expcomp
   port map(expa, expb, alessb, exp_pre, shamt);
  shiftmant1: shiftmant
   port map(alessb, manta, mantb, shamt, shmant);
  addmant1: addmant
   port map(alessb, manta, mantb, shmant,
            exp_pre, fract, exp);
```

(continued from previous page)

SystemVerilog

endmodule

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
use IEEE.STD_LOGIC_ARITH.all;
entity expcomp is
 port(expa, expb: in STD_LOGIC_VECTOR(7 downto 0);
      alessb: inout STD_LOGIC;
      exp,shamt: out STD_LOGIC_VECTOR(7 downto 0));
end;
architecture synth of expcomp is
  signal aminusb: STD_LOGIC_VECTOR(7 downto 0);
  signal bminusa: STD_LOGIC_VECTOR(7 downto 0);
  aminusb <= expa - expb;
 bminusa <= expb - expa;
 alessb <= aminusb(7);</pre>
  exp <= expb when alessb = '1' else expa;
  shamt <= bminusa when alessb = '1' else aminusb;
end;
```

(continued on next page)

175

(continued from previous page)

SystemVerilog

```
module shiftmant(input logic alessb,
                 input logic [23:0] manta, mantb,
                 input logic [7:0] shamt,
                 output logic [23:0] shmant);
  logic [23:0] shiftedval;
  assign shiftedval = alessb ?
    (manta >> shamt) : (mantb >> shamt);
  always_comb
                                                        end;
    if (shamt[7] \mid shamt[6] \mid shamt[5] \mid
        (shamt[4] & shamt[3]))
        shmant = 24'b0;
    else
        shmant = shiftedval;
                                                        0);
                                                        begin
endmodule
module addmant(input logic
                                   alessb,
               input logic [23:0] manta,
                                   mantb, shmant,
               input logic [7:0] exp_pre,
                                                        end;
               output logic [22:0] fract,
               output logic [7:0] exp);
  logic [24:0] addresult;
  logic [23:0] addval;
  assign addval
                   = alessb ? mantb : manta;
  assign addresult = shmant + addval;
  assign fract
                   = addresult[24] ?
                     addresult[23:1] :
                     addresult[22:0];
                   = addresult[24] ?
  assign exp
                     (exp\_pre + 1):
                     exp_pre;
                                                        end;
endmodule
                                                        begin
```

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
use ieee.numeric_std.all;
use IEEE.std_logic_unsigned.all;
entity shiftmant is
   port(alessb: in STD_LOGIC;
        manta:
                 in STD_LOGIC_VECTOR(23 downto 0);
        mantb: in STD_LOGIC_VECTOR(23 downto 0);
        shamt: in STD_LOGIC_VECTOR(7 downto 0);
        shmant: out STD_LOGIC_VECTOR(23 downto 0));
architecture synth of shiftmant is
  signal shiftedval: unsigned (23 downto 0);
 signal shiftamt_vector: STD_LOGIC_VECTOR (7 downto
  shiftedval <= SHIFT_RIGHT( unsigned(manta), to_in-
teger(unsigned(shamt))) when alessb = '1'
          else SHIFT_RIGHT( unsigned(mantb), to_in-
teger(unsigned(shamt)));
  shmant <= X"000000" when (shamt > 22)
        else STD_LOGIC_VECTOR(shiftedval);
library IEEE; use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
use IEEE.STD_LOGIC_ARITH.all;
entity addmant is
 port(alessb: in STD_LOGIC;
      manta: in STD_LOGIC_VECTOR(23 downto 0);
      mantb: in STD_LOGIC_VECTOR(23 downto 0);
      shmant: in STD_LOGIC_VECTOR(23 downto 0);
      exp_pre: in STD_LOGIC_VECTOR(7 downto 0);
      fract: out STD_LOGIC_VECTOR(22 downto 0);
      exp: out STD_LOGIC_VECTOR(7 downto 0));
architecture synth of addmant is
  signal addresult: STD_LOGIC_VECTOR(24 downto 0);
 signal addval: STD_LOGIC_VECTOR(23 downto 0);
 addval <= mantb when alessb = '1' else manta;
 addresult <= ('0'&shmant) + addval;
 fract <= addresult(23 downto 1)</pre>
          when addresult(24) = '1'
           else addresult(22 downto 0);
       <= (exp_pre + 1)
 exp
          when addresult(24) = '1'
           else exp_pre;
```

end;

Exercise 5.40

(a)

- Extract exponent and fraction bits.
- Prepend leading 1 to form the mantissa.
- Add exponents.
- Multiply mantissas.
- Round result and truncate mantissa to 24 bits.
- Assemble exponent and fraction back into floating-point number




FIGURE 5.12 Floating-point multiplier block diagram

(c)

SystemVerilog

```
module fpmult(input logic [31:0] a, b,
              output logic [31:0] m);
  logic [7:0] expa, expb, exp;
  logic [23:0] manta, mantb;
  logic [22:0] fract;
  logic [47:0] result;
                                                               m:
  assign \{expa, manta\} = \{a[30:23], 1'b1, a[22:0]\};
  assign \{expb, mantb\} = \{b[30:23], 1'b1, b[22:0]\};
  assign m
                       = {1'b0, exp, fract};
  assign result = manta * mantb;
  assign fract = result[47] ?
                 result[46:24] :
                                                          signal fract:
                 result[45:23];
  assign exp = result[47] ?
                                                        begin
               (expa + expb - 126) :
               (expa + expb - 127);
                                                          expa
endmodule
```


VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
use IEEE.STD_LOGIC_ARITH.all;
entity fpmult is
 port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
            out STD_LOGIC_VECTOR(31 downto 0));
architecture synth of fpmult is
 signal expa, expb, exp:
    STD_LOGIC_VECTOR(7 downto 0);
  signal manta, mantb:
    STD_LOGIC_VECTOR(23 downto 0);
   STD_LOGIC_VECTOR(22 downto 0);
  signal result:
   STD_LOGIC_VECTOR(47 downto 0);
        <= a(30 downto 23);
  manta <= '1' & a(22 downto 0);
  expb <= b(30 downto 23);
  mantb <= '1' & b(22 downto 0);
         <= '0' & exp & fract;
  result <= manta * mantb;
  fract <= result(46 downto 24)</pre>
              when (result(47) = '1')
            else result(45 downto 23);
         <= (expa + expb - 126)
  exp
              when (result(47) = '1')
            else (expa + expb - 127);
end;
```

Exercise 5.41

(a) Figure on next page

179



5.41 (b)

SystemVerilog

```
module prefixadd(input logic [31:0] a, b,
                 input logic
                                    cin.
                 output logic [31:0] s,
                 output logic
                                    cout);
 logic [30:0] p, g;
  // p and g prefixes for rows 1 - 5
  logic [15:0] p1, p2, p3, p4, p5;
 logic [15:0] g1, g2, g3, g4, g5;
 pandg row0(a, b, p, g);
 blackbox row1({p[30],p[28],p[26],p[24],p[22],
                p[20],p[18],p[16],p[14],p[12],
                p[10],p[8],p[6],p[4],p[2],p[0]},
                {p[29],p[27],p[25],p[23],p[21],
                p[19],p[17],p[15],p[13],p[11],
                p[9],p[7],p[5],p[3],p[1],1'b0},
                {g[30],g[28],g[26],g[24],g[22],
                g[20],g[18],g[16],g[14],g[12],
                g[10],g[8],g[6],g[4],g[2],g[0]},
                {g[29],g[27],g[25],g[23],g[21],
                 g[19],g[17],g[15],g[13],g[11],
                 g[9],g[7],g[5],g[3],g[1],cin},
                pl, g1);
```

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity prefixadd is
 port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
      cin: in STD_LOGIC;
            out STD_LOGIC_VECTOR(31 downto 0);
       cout: out STD_LOGIC);
end;
architecture synth of prefixadd is
  component pgblock
   port(a, b: in STD_LOGIC_VECTOR(30 downto 0);
        p, g: out STD_LOGIC_VECTOR(30 downto 0));
 end component;
 component pgblackblock is
   port (pik, gik: in STD_LOGIC_VECTOR(15 downto 0);
         pkj, gkj: in STD_LOGIC_VECTOR(15 downto 0);
         pij: out STD_LOGIC_VECTOR(15 downto 0);
         gij: out STD_LOGIC_VECTOR(15 downto 0));
  end component;
 component sumblock is
   port (a, b, g: in STD_LOGIC_VECTOR(31 downto 0);
       s:
               out STD_LOGIC_VECTOR(31 downto 0));
  end component;
 signal p, g: STD_LOGIC_VECTOR(30 downto 0);
 signal pik_1, pik_2, pik_3, pik_4, pik_5,
         gik_1, gik_2, gik_3, gik_4, gik_5,
         pkj_1, pkj_2, pkj_3, pkj_4, pkj_5,
         gkj_1, gkj_2, gkj_3, gkj_4, gkj_5,
        p1, p2, p3, p4, p5,
         g1, g2, g3, g4, g5:
               STD_LOGIC_VECTOR(15 downto 0);
  signal q6:
              STD_LOGIC_VECTOR(31 downto 0);
begin
 row0: pgblock
   port map(a(30 downto 0), b(30 downto 0), p, g);
 pik_1 <=
  (p(30)&p(28)&p(26)&p(24)&p(22)&p(20)&p(18)&p(16)&
   p(14)&p(12)&p(10)&p(8)&p(6)&p(4)&p(2)&p(0));
 gik_1 <=
  (g(30)&g(28)&g(26)&g(24)&g(22)&g(20)&g(18)&g(16)&
   g(14)&g(12)&g(10)&g(8)&g(6)&g(4)&g(2)&g(0));
 pkj 1 <=
   (p(29)&p(27)&p(25)&p(23)&p(21)&p(19)&p(17)&p(15)&
   p(13)&p(11)&p(9)&p(7)&p(5)&p(3)&p(1)&'0');
 gkj_1 <=
   (g(29)&g(27)&g(25)&g(23)&g(21)&g(19)&g(17)&g(15)&
   g(13)&g(11)&g(9)&g(7)&g(5)& g(3)& g(1)& cin);
 row1: pgblackblock
         port map(pik_1, gik_1, pkj_1, gkj_1,
                  p1, g1);
```

(continued on next page)
(continued from previous page)

SystemVerilog

```
blackbox row2({p1[15],p[29],p1[13],p[25],p1[11],
                p[21],p1[9],p[17],p1[7],p[13],
                p1[5],p[9],p1[3],p[5],p1[1],p[1]},
              \{\{2\{p1[14]\}\},\{2\{p1[12]\}\},\{2\{p1[10]\}\},
                 2{p1[8]}}, {2{p1[6]}}, {2{p1[4]}},
                 {2{p1[2]}},{2{p1[0]}}},
               {g1[15],g[29],g1[13],g[25],g1[11],
                g[21],g1[9],g[17],g1[7],g[13],
                g1[5],g[9],g1[3],g[5],g1[1],g[1]},
              {{2{g1[14]}},{2{g1[12]}},{2{g1[10]}},
                 {2{g1[8]}},{2{g1[6]}},{2{g1[4]}},
                 \{2\{g1[2]\}\},\{2\{g1[0]\}\}\},
                p2, g2);
blackbox row3({p2[15],p2[14],p1[14],p[27],p2[11],
                p2[10],p1[10],p[19],p2[7],p2[6],
               p1[6],p[11],p2[3],p2[2],p1[2],p[3]},
               \{\{4\{p2[13]\}\},\{4\{p2[9]\}\},\{4\{p2[5]\}\},
                 {4{p2[1]}}},
                {g2[15],g2[14],g1[14],g[27],g2[11],
                g2[10],g1[10],g[19],g2[7],g2[6],
               g1[6],g[11],g2[3],g2[2],g1[2],g[3]},
                 \{\{4\{g2[13]\}\},\{4\{g2[9]\}\},\{4\{g2[5]\}\},
                 {4{g2[1]}}},
                p3, g3);
```

VHDL

```
pik_2 <= p1(15)&p(29)&p1(13)&p(25)&p1(11)&
                           p(21)&p1(9)&p(17)&p1(7)&p(13)&
                           p1(5)&p(9)&p1(3)&p(5)&p1(1)&p(1);
gik_2 \le g1(15)&g(29)&g1(13)&g(25)&g1(11)&
                           g(21)&g1(9)&g(17)&g1(7)&g(13)&
                           g1(5)&g(9)&g1(3)&g(5)&g1(1)&g(1);
pkj_2 <=
                       p1(14)&p1(14)&p1(12)&p1(12)&p1(10)&p1(10)&
                           p1(8)&p1(8)&p1(6)&p1(6)&p1(4)&p1(4)&
                           p1(2)&p1(2)&p1(0)&p1(0);
gkj_2 <=
                        g1(14)&g1(14)&g1(12)&g1(12)&g1(10)&g1(10)&
                           g1(8)&g1(8)&g1(6)&g1(6)&g1(4)&g1(4)&
                           g1(2)&g1(2)&g1(0)&g1(0);
row2: pgblackblock
                  port map(pik_2, gik_2, pkj_2, gkj_2,
                                            p2, g2);
pik_3 \le p2(15)&p2(14)&p1(14)&p(27)&p2(11)&
                           p2(10)&p1(10)&p(19)&p2(7)&p2(6)&
                           p1(6)&p(11)&p2(3)&p2(2)&p1(2)&p(3);
gik_3 \le g2(15)&g2(14)&g1(14)&g(27)&g2(11)&
                          g2(10)&g1(10)&g(19)&g2(7)&g2(6)&
                           g1(6)&g(11)&g2(3)&g2(2)&g1(2)&g(3);
pkj_3 \le p2(13)&p2(13)&p2(13)&p2(13)&
                           p2(9)&p2(9)&p2(9)&p2(9)&
                           p2(5)&p2(5)&p2(5)&p2(5)&
                           p2(1)&p2(1)&p2(1)&p2(1);
gkj_3 \le g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)&g2(13)
                          g2(9)&g2(9)&g2(9)&g2(9)&
                           g2(5)&g2(5)&g2(5)&g2(5)&
                           g2(1)&g2(1)&g2(1)&g2(1);
row3: pgblackblock
                port map(pik_3, gik_3, pkj_3, gkj_3, p3, g3);
```

(continued on next page)

183

SystemVerilog

```
blackbox row4({p3[15:12],p2[13:12],
                 p1[12],p[23],p3[7:4],
                 p2[5:4],p1[4],p[7]},
                 {{8{p3[11]}},{8{p3[3]}}},
                 {g3[15:12],g2[13:12],
                 g1[12],g[23],g3[7:4],
                 g2[5:4],g1[4],g[7]},
                 {{8{g3[11]}},{8{g3[3]}}},
                 p4, q4);
  blackbox row5({p4[15:8],p3[11:8],p2[9:8],
                 p1[8],p[15]},
                 {{16{p4[7]}}},
                 {g4[15:8],g3[11:8],g2[9:8],
                 g1[8],g[15]},
                 {{16{g4[7]}}},
                 p5,g5);
  sum row6({g5,g4[7:0],g3[3:0],g2[1:0],g1[0],cin},
           a, b, s);
  // generate cout
  assign cout = (a[31] & b[31])
                (g5[15] & (a[31] | b[31]));
endmodule
```

VHDL

```
pik_4 <= p3(15 downto 12)&p2(13 downto 12)&
                                                   p1(12)&p(23)&p3(7 downto 4)&
                                                   p2(5 downto 4)&p1(4)&p(7);
        gik_4 <= g3(15 downto 12)&g2(13 downto 12)&
                                                    g1(12)&g(23)&g3(7 downto 4)&
                                                    g2(5 downto 4)&g1(4)&g(7);
        pkj_4 <= p3(11)&p3(11)&p3(11)&p3(11)&
                                                   p3(11)&p3(11)&p3(11)&p3(11)&
                                                   p3(3)&p3(3)&p3(3)&p3(3)&
                                                   p3(3)&p3(3)&p3(3)&p3(3);
        gkj_4 \le g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)&g3(11)
                                                    g3(11)&g3(11)&g3(11)&g3(11)&
                                                    g3(3)&g3(3)&g3(3)&g3(3)&
                                                    g3(3)&g3(3)&g3(3)&g3(3);
         row4: pgblackblock
                                  port map(pik_4, gik_4, pkj_4, gkj_4, p4, g4);
         pik_5 <= p4(15 downto 8)&p3(11 downto 8)&
                                                   p2(9 downto 8)&p1(8)&p(15);
         gik_5 <= g4(15 downto 8)&g3(11 downto 8)&
                                                   g2(9 downto 8)&g1(8)&g(15);
         pkj_5 \le p4(7)&p4(7)&p4(7)&p4(7)&
                                                   p4(7)&p4(7)&p4(7)&p4(7)&
                                                    p4(7)&p4(7)&p4(7)&p4(7)&
                                                    p4(7)&p4(7)&p4(7),
                                                    gkj_5 \le g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4(7)&g4
                                                    g4(7)&g4(7)&g4(7)&g4(7)&
                                                    g4(7)&g4(7)&g4(7)&g4(7)&
                                                   g4(7)&g4(7)&g4(7)&g4(7);
         row5: pgblackblock
                                  port map(pik_5, gik_5, pkj_5, gkj_5, p5, g5);
         g6 <= (g5 & g4(7 downto 0) & g3(3 downto 0) &
                                         g2(1 downto 0) & g1(0) & cin);
         row6: sumblock
                                    port map(g6, a, b, s);
          -- generate cout
         cout <= (a(31) \text{ and } b(31)) \text{ or }
                                               (g6(31) \text{ and } (a(31) \text{ or } b(31)));
end;
```

(continued from previous page)

SystemVerilog

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity pgblock is
 port(a, b: in STD_LOGIC_VECTOR(30 downto 0);
      p, g: out STD_LOGIC_VECTOR(30 downto 0));
architecture synth of pgblock is
begin
 p <= a or b;
 g <= a and b;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity pgblackblock is
 port(pik, gik, pkj, gkj:
        in STD_LOGIC_VECTOR(15 downto 0);
       pij, gij:
         out STD_LOGIC_VECTOR(15 downto 0));
end;
architecture synth of pgblackblock is
begin
 pij <= pik and pkj;
 gij <= gik or (pik and gkj);
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity sumblock is
 port(g, a, b: in STD_LOGIC_VECTOR(31 downto 0);
              out STD_LOGIC_VECTOR(31 downto 0));
      s:
end;
architecture synth of sumblock is
begin
 s <= a xor b xor g;
end;
```

5.41 (c) Using Equation 5.11 to find the delay of the prefix adder:

$$t_{PA} = t_{pg} + \log_2 N(t_{pg_prefix}) + t_{XOR}$$

We find the delays for each block:

$$t_{pg} = 100 \text{ ps}$$

 $t_{pg_prefix} = 200 \text{ ps}$
 $t_{XOR} = 100 \text{ ps}$

Thus,

$$t_{PA} = [100 + 5(200) + 100] \text{ ps} = 1200 \text{ ps} = 1.2 \text{ ns}$$


5.41 (d) To make a pipelined prefix adder, add pipeline registers between each of the rows of the prefix adder. Now each stage will take 200 ps plus the

David Money Harris and Sarah L. Harris, Digital Design and Computer Architecture, Second Edition © 2012 by Elsevier Inc. Exercise Solutions

186 SOLUTIONS chapter 5

sequencing overhead, t_{pq} + $t_{\rm setup}$ = 80ps. Thus each cycle is 280 ps and the design can run at 3.57 GHz.

187



5.41 (e)

SystemVerilog

```
module prefixaddpipe(input logic
                                          clk, cin,
                     input logic [31:0] a, b,
                     output logic [31:0] s, output cout);
  // p and g prefixes for rows 0 - 5
  logic [30:0] p0, p1, p2, p3, p4, p5;
  logic [30:0] g0, g1, g2, g3, g4, g5;
  logic p_1_0, p_1_1, p_1_2, p_1_3, p_1_4, p_1_5,
       \verb"g_1_0, \verb"g_1_1, \verb"g_1_2, \verb"g_1_3, \verb"g_1_4, \verb"g_1_5;"
  // pipeline values for a and b
  logic [31:0] a0, a1, a2, a3, a4, a5,
              b0, b1, b2, b3, b4, b5;
  // row 0
  flop #(2) flop0_pg_1(clk, {1'b0,cin}, {p_1_0,g_1_0});
  pandg row0(clk, a[30:0], b[30:0], p0, g0);
  // row 1
  flop #(2) flop1_pg_1(clk, {p_1_0,g_1_0}, {p_1_1,g_1_1});
                           flop
                                             #(30)
                                                                flop1 pq(clk,
{p0[29],p0[27],p0[25],p0[23],p0[21],p0[19],p0[17],p0[15],
                            p0[13],p0[11],p0[9],p0[7],p0[5],p0[3],p0[1],
g0[29],g0[27],g0[25],g0[23],g0[21],g0[19],g0[17],g0[15],
                             g0[13],g0[11],g0[9],g0[7],g0[5],g0[3],g0[1]},
{p1[29],p1[27],p1[25],p1[23],p1[21],p1[19],p1[17],p1[15],
                            p1[13],p1[11],p1[9],p1[7],p1[5],p1[3],p1[1],
g1[29],g1[27],g1[25],g1[23],g1[21],g1[19],g1[17],g1[15],
                            g1[13],g1[11],g1[9],g1[7],g1[5],g1[3],g1[1]});
 blackbox row1(clk,
 {p0[30],p0[28],p0[26],p0[24],p0[22],
                 p0[20],p0[18],p0[16],p0[14],p0[12],
                 p0[10],p0[8],p0[6],p0[4],p0[2],p0[0]},
                {p0[29],p0[27],p0[25],p0[23],p0[21],
                 p0[19],p0[17],p0[15],p0[13],p0[11],
                 p0[9],p0[7],p0[5],p0[3],p0[1],1'b0},
                {g0[30],g0[28],g0[26],g0[24],g0[22],
                 g0[20],g0[18],g0[16],g0[14],g0[12],
                 g0[10],g0[8],g0[6],g0[4],g0[2],g0[0]},
                {g0[29],g0[27],g0[25],g0[23],g0[21],
                 g0[19],g0[17],g0[15],g0[13],g0[11],
                 g0[9],g0[7],g0[5],g0[3],g0[1],g_1_0},
                {p1[30],p1[28],p1[26],p1[24],p1[22],p1[20],
 p1[18],p1[16],p1[14],p1[12],p1[10],p1[8],
 p1[6],p1[4],p1[2],p1[0]},
                {g1[30],g1[28],g1[26],g1[24],g1[22],g1[20],
 g1[18],g1[16],g1[14],g1[12],g1[10],g1[8],
 g1[6],g1[4],g1[2],g1[0]});
  // row 2
  flop #(2) flop2_pg_1(clk, {p_1_1,g_1_1}, {p_1_2,g_1_2});
                           flop
                                             #(30)
                                                                flop2_pg(clk,
{p1[28:27],p1[24:23],p1[20:19],p1[16:15],p1[12:11],
```

```
p1[8:7],p1[4:3],p1[0],
g1[28:27],g1[24:23],g1[20:19],g1[16:15],g1[12:11],
g1[8:7],g1[4:3],g1[0]},
{p2[28:27],p2[24:23],p2[20:19],p2[16:15],p2[12:11],
                             p2[8:7],p2[4:3],p2[0],
g2[28:27],g2[24:23],g2[20:19],g2[16:15],g2[12:11],
g2[8:7],g2[4:3],g2[0]});
 blackbox row2(clk,
{p1[30:29],p1[26:25],p1[22:21],p1[18:17],p1[14:13],p1[10:9],p1[6:5],p1[2:1]
   \{2\{p1[28]\}\}, \{2\{p1[24]\}\}, \{2\{p1[20]\}\}, \{2\{p1[16]\}\}, \{2\{p1[12]\}\},
{2{p1[8]}},
   \{2\{p1[4]\}\}, \{2\{p1[0]\}\}\},\
{g1[30:29],g1[26:25],g1[22:21],g1[18:17],g1[14:13],g1[10:9],g1[6:5],g1[2:1]
    \{2\{g1[28]\}\}, \{2\{g1[24]\}\}, \{2\{g1[20]\}\}, \{2\{g1[16]\}\}, \{2\{g1[12]\}\},
{2{g1[8]}},
   {2{g1[4]}}, {2{g1[0]}} },
{p2[30:29],p2[26:25],p2[22:21],p2[18:17],p2[14:13],p2[10:9],p2[6:5],p2[2:1]
{g2[30:29],g2[26:25],g2[22:21],g2[18:17],g2[14:13],g2[10:9],g2[6:5],g2[2:1]
} );
  // row 3
 flop #(2) flop3_pg_1(clk, {p_1_2,g_1_2}, {p_1_3,g_1_3});
 flop #(30) flop3_pg(clk, {p2[26:23],p2[18:15],p2[10:7],p2[2:0],
g2[26:23],g2[18:15],g2[10:7],g2[2:0]},
{p3[26:23],p3[18:15],p3[10:7],p3[2:0],
g3[26:23],g3[18:15],g3[10:7],g3[2:0]});
 blackbox row3(clk,
                {p2[30:27],p2[22:19],p2[14:11],p2[6:3]},
 \{ \{4\{p2[26]\}\}, \{4\{p2[18]\}\}, \{4\{p2[10]\}\}, \{4\{p2[2]\}\} \},
 {g2[30:27],g2[22:19],g2[14:11],g2[6:3]},
 \{\{4\{g2[26]\}\}, \{4\{g2[18]\}\}, \{4\{g2[10]\}\}, \{4\{g2[2]\}\}\},
 {p3[30:27],p3[22:19],p3[14:11],p3[6:3]},
{g3[30:27],g3[22:19],g3[14:11],g3[6:3]});
 flop #(2) flop4_pg_1(clk, {p_1_3,g_1_3}, {p_1_4,g_1_4});
 flop #(30) flop4_pg(clk, {p3[22:15],p3[6:0],
g3[22:15],g3[6:0]},
                            {p4[22:15],p4[6:0],
g4[22:15],g4[6:0]});
 blackbox row4(clk,
                 {p3[30:23],p3[14:7]},
 { {8{p3[22]}}, {8{p3[6]}} },
                 {g3[30:23],g3[14:7]},
 { {8{g3[22]}}, {8{g3[6]}} },
 {p4[30:23],p4[14:7]},
{g4[30:23],g4[14:7]});
 // row 5
 flop #(2) flop5_pg_1(clk, {p_1_4,g_1_4}, {p_1_5,g_1_5});
 flop #(30) flop5_pg(clk, {p4[14:0],g4[14:0]},
                            {p5[14:0],g5[14:0]});
```

```
blackbox row5(clk,
                p4[30:15],
 {16{p4[14]}},
 g4[30:15],
 {16{g4[14]}},
p5[30:15], g5[30:15]);
  \ensuremath{//} pipeline registers for a and b
 flop #(64) flop0_ab(clk, {a,b}, {a0,b0});
flop #(64) flop1_ab(clk, {a0,b0}, {a1,b1});
  flop #(64) flop2_ab(clk, {a1,b1}, {a2,b2});
  flop #(64) flop3_ab(clk, {a2,b2}, {a3,b3});
  flop #(64) flop4_ab(clk, {a3,b3}, {a4,b4});
  flop #(64) flop5_ab(clk, {a4,b4}, {a5,b5});
  sum row6(clk, \{g5,g_1_5\}, a5, b5, s);
  // generate cout
 assign cout = (a5[31] & b5[31]) | (g5[30] & (a5[31] | b5[31]));
endmodule
// submodules
module pandg(input logic
                                  clk,
             input logic [30:0] a, b,
             output logic [30:0] p, g);
 always_ff @(posedge clk)
 begin
   p <= a | b;
    g <= a & b;
  end
endmodule
module blackbox(input logic clk,
                 input logic [15:0] pleft, pright, gleft, gright,
                 output logic [15:0] pnext, gnext);
  always_ff @(posedge clk)
 begin
    pnext <= pleft & pright;
    gnext <= pleft & gright | gleft;</pre>
  end
endmodule
module sum(input logic
           input logic [31:0] g, a, b,
           output logic [31:0] s);
  always_ff @(posedge clk)
    s <= a ^ b ^ g;
endmodule
module flop
  #(parameter width = 8)
  (input logic
                             clk,
  input logic [width-1:0] d,
  output logic [width-1:0] q);
  always_ff @(posedge clk)
    q <= d;
endmodule
```

5.41 (e)

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity prefixaddpipe is
 port(clk: in STD_LOGIC;
      a, b: in STD_LOGIC_VECTOR(31 downto 0);
      cin: in STD_LOGIC;
           out STD_LOGIC_VECTOR(31 downto 0);
      cout: out STD_LOGIC);
end;
architecture synth of prefixaddpipe is
 component pgblock
   port(clk: in STD_LOGIC;
        a, b: in STD_LOGIC_VECTOR(30 downto 0);
        p, g: out STD_LOGIC_VECTOR(30 downto 0));
 end component;
 component sumblock is
                in STD_LOGIC;
   port (clk:
         a, b, g: in STD_LOGIC_VECTOR(31 downto 0);
                  out STD_LOGIC_VECTOR(31 downto 0));
 end component;
 component flop is generic(width: integer);
   port(clk: in STD LOGIC;
        d: in STD_LOGIC_VECTOR(width-1 downto 0);
        q: out STD_LOGIC_VECTOR(width-1 downto 0));
 end component;
 component flop1 is
                  in STD_LOGIC;
   port(clk:
                    in STD_LOGIC;
        d:
        q:
                    out STD_LOGIC);
 end component;
 component rowl is
   port(clk: in STD_LOGIC;
        p0, g0: in STD_LOGIC_VECTOR(30 downto 0);
        p_1_0, g_1_0: in STD_LOGIC;
        p1, g1: out STD_LOGIC_VECTOR(30 downto 0));
 end component;
 component row2 is
   port(clk: in STD_LOGIC;
        p1, g1: in STD_LOGIC_VECTOR(30 downto 0);
        p2, g2: out STD_LOGIC_VECTOR(30 downto 0));
 end component;
 component row3 is
   port(clk: in STD_LOGIC;
        p2, g2: in STD_LOGIC_VECTOR(30 downto 0);
        p3, g3: out STD_LOGIC_VECTOR(30 downto 0));
 end component;
 component row4 is
   port(clk: in STD_LOGIC;
        p3, g3: in STD_LOGIC_VECTOR(30 downto 0);
        p4, g4: out STD_LOGIC_VECTOR(30 downto 0));
 end component;
 component row5 is
   port(clk: in STD_LOGIC;
        p4, g4: in STD_LOGIC_VECTOR(30 downto 0);
        p5, g5: out STD_LOGIC_VECTOR(30 downto 0));
 end component;
```

```
-- p and g prefixes for rows 0 - 5
  signal p0, p1, p2, p3, p4, p5: STD_LOGIC_VECTOR(30 downto 0);
 signal g0, g1, g2, g3, g4, g5: STD_LOGIC_VECTOR(30 downto 0);
  -- p and g prefixes for column -1, rows 0 - 5
 signal p_1_0, p_1_1, p_1_2, p_1_3, p_1_4, p_1_5,
        g_1_0, g_1_1, g_1_2, g_1_3, g_1_4, g_1_5: STD_LOGIC;
  -- pipeline values for a and b
 signal a0, a1, a2, a3, a4, a5,
        b0, b1, b2, b3, b4, b5: STD_LOGIC_VECTOR(31 downto 0);
  -- final generate signal
 signal g5_all: STD_LOGIC_VECTOR(31 downto 0);
begin
  -- p and q calculations
 row0_reg: pgblock port map(clk, a(30 downto 0), b(30 downto 0), p0, g0);
 row1_reg: row1 port map(clk, p0, g0, p_1_0, g_1_0, p1, g1);
 row2_reg: row2 port map(clk, p1, g1, p2, g2);
 row3_reg: row3 port map(clk, p2, g2, p3, g3);
 row4_reg: row4 port map(clk, p3, g3, p4, g4);
 row5_reg: row5 port map(clk, p4, g4, p5, g5);
  -- pipeline registers for a and b
 flop0_a: flop generic map(32) port map (clk, a, a0);
  flop0_b: flop generic map(32) port map (clk, b, b0);
 flop1_a: flop generic map(32) port map (clk, a0, a1);
 flop1 b: flop generic map(32) port map (clk, b0, b1);
 flop2_a: flop generic map(32) port map (clk, a1, a2);
 flop2_b: flop generic map(32) port map (clk, b1, b2);
 flop3_a: flop generic map(32) port map (clk, a2, a3);
  flop3_b: flop generic map(32) port map (clk, b2, b3);
  flop4_a: flop generic map(32) port map (clk, a3, a4);
 flop4_b: flop generic map(32) port map (clk, b3, b4);
 flop5_a: flop generic map(32) port map (clk, a4, a5);
 flop5_b: flop generic map(32) port map (clk, b4, b5);
 -- pipeline p and g for column -1
 p_1_0 <= '0'; flop_1_g0: flop1 port map (clk, cin, g_1_0);
 flop_1_p1: flop1 port map (clk, p_1_0, p_1_1);
 flop_1_g1: flop1 port map (clk, g_1_0, g_1_1);
 flop_1_p2: flop1 port map (clk, p_1_1, p_1_2);
 flop_1_g2: flop1 port map (clk, g_1_1, g_1_2);
 flop_1_p3: flop1 port map (clk, p_1_2, p_1_3); flop_1_g3:
 flop1 port map (clk, g_1_2, g_1_3);
  flop_1_p4: flop1 port map (clk, p_1_3, p_1_4);
 flop_1_g4: flop1 port map (clk, g_1_3, g_1_4);
 flop_1_p5: flop1 port map (clk, p_1_4, p_1_5);
 flop_1_g5: flop1 port map (clk, g_1_4, g_1_5);
 -- generate sum and cout
 g5_all <= (g5&g_1_5);
 row6: sumblock port map(clk, g5_all, a5, b5, s);
 -- generate cout
 cout \leq (a5(31) and b5(31)) or (g5(30) and (a5(31) or b5(31)));
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity pgblock is
 port(clk: in STD_LOGIC;
```

193

```
a, b: in STD_LOGIC_VECTOR(30 downto 0);
       p, g: out STD_LOGIC_VECTOR(30 downto 0));
end;
architecture synth of pgblock is
 process(clk) begin
    if rising_edge(clk) then
       p <= a or b;
        g \ll a and b;
    end if;
  end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity blackbox is
 port(clk: in STD LOGIC;
       pik, pkj, gik, gkj:
             in STD_LOGIC_VECTOR(15 downto 0);
       pij, gij:
             out STD_LOGIC_VECTOR(15 downto 0));
end;
architecture synth of blackbox is
begin
 process(clk) begin
   if rising_edge(clk) then
     pij <= pik and pkj;
      gij <= gik or (pik and gkj);
   end if;
  end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity sumblock is
  port(clk: in STD_LOGIC;
       g, a, b: in STD_LOGIC_VECTOR(31 downto 0);
              out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture synth of sumblock is
begin
  process(clk) begin
    if rising_edge(clk) then
     s <= a xor b xor g;
    end if;
  end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_ARITH.all;
entity flop is -- parameterizable flip flop
 generic(width: integer);
  port(clk:
                   in STD_LOGIC;
       d:
                   in STD_LOGIC_VECTOR(width-1 downto 0);
                   out STD_LOGIC_VECTOR(width-1 downto 0));
       q:
architecture synth of flop is
begin
  process(clk) begin
    if rising_edge(clk) then
      q <= d;
```

```
end if;
    end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_ARITH.all;
entity flop1 is -- 1-bit flip flop
   port(clk:
                                in STD_LOGIC;
              d:
                                      in STD_LOGIC;
                                      out STD_LOGIC);
              q:
end;
architecture synth of flop1 is
   process(clk) begin
        if rising_edge(clk) then
           q <= d;
        end if;
    end process;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity rowl is
                           in STD_LOGIC;
   port(clk:
              p0, g0: in STD_LOGIC_VECTOR(30 downto 0);
              p_1_0, g_1_0: in STD_LOGIC;
              p1, g1: out STD_LOGIC_VECTOR(30 downto 0));
end;
architecture synth of rowl is
    component blackbox is
                                       in STD_LOGIC;
        port (clk:
                     pik, pkj: in STD_LOGIC_VECTOR(15 downto 0);
                     gik, gkj: in STD_LOGIC_VECTOR(15 downto 0);
                     pij:
                                          out STD_LOGIC_VECTOR(15 downto 0);
                     gij:
                                          out STD_LOGIC_VECTOR(15 downto 0));
    end component;
    component flop is generic(width: integer);
        port(clk: in STD_LOGIC;
                   d: in STD_LOGIC_VECTOR(width-1 downto 0);
                  q: out STD_LOGIC_VECTOR(width-1 downto 0));
    end component;
    -- internal signals for calculating p, g
    signal pik_0, gik_0, pkj_0, gkj_0,
                  pij_0, gij_0: STD_LOGIC_VECTOR(15 downto 0);
    -- internal signals for pipeline registers
    signal pg0_in, pg1_out: STD_LOGIC_VECTOR(29 downto 0);
    pg0\_in <= (p0(29)\&p0(27)\&p0(25)\&p0(23)\&p0(21)\&p0(19)\&p0(17)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(15)\&p0(
                                      p0(13)&p0(11)&p0(9)&p0(7)&p0(5)&p0(3)&p0(1)&
                                      g0(29)&g0(27)&g0(25)&g0(23)&g0(21)&g0(19)&g0(17)&g0(15)&
                                      g0(13)&g0(11)&g0(9)&g0(7)&g0(5)&g0(3)&g0(1));
    flop1_pg: flop generic map(30) port map (clk, pg0_in, pg1_out);
    p1(29) <= pg1_out(29); p1(27)<= pg1_out(28); p1(25)<= pg1_out(27);
   p1(23) <= pg1_out(26);
    p1(21) <= pg1_out(25); p1(19) <= pg1_out(24); p1(17) <= pg1_out(23);
    p1(15) <= pg1_out(22); p1(13) <= pg1_out(21); p1(11) <= pg1_out(20);
    p1(9) <= pg1_out(19); p1(7) <= pg1_out(18); p1(5) <= pg1_out(17);
    p1(3) <= pg1_out(16); p1(1) <= pg1_out(15);
    g1(29) <= pg1_out(14); g1(27) <= pg1_out(13); g1(25) <= pg1_out(12);
    g1(23) <= pg1_out(11); g1(21) <= pg1_out(10); g1(19) <= pg1_out(9);
    g1(17) \le pg1_out(8); g1(15) \le pg1_out(7); g1(13) \le pg1_out(6);
```

```
g1(11) \leftarrow pg1\_out(5); g1(9) \leftarrow pg1\_out(4); g1(7) \leftarrow pg1\_out(3);
         g1(5) \le pg1\_out(2); g1(3) \le pg1\_out(1); g1(1) \le pg1\_out(0);
          -- pg calculations
         pik_0 \le (p0(30)&p0(28)&p0(26)&p0(24)&p0(22)&p0(20)&p0(18)&p0(16)&p0(24)&p0(22)&p0(20)&p0(20)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26)&p0(26
                                                         p0(14)&p0(12)&p0(10)&p0(8)&p0(6)&p0(4)&p0(2)&p0(0));
         gik_0 \le (g0(30)\&g0(28)\&g0(26)\&g0(24)\&g0(22)\&g0(20)\&g0(18)\&g0(16)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26)\&g0(26
                                                          g0(14)&g0(12)&g0(10)&g0(8)&g0(6)&g0(4)&g0(2)&g0(0));
         \mathtt{pkj\_0} \  \, <= \  \, (\mathtt{p0}(29) \& \mathtt{p0}(27) \& \mathtt{p0}(25) \& \mathtt{p0}(23) \& \mathtt{p0}(21) \& \  \, \mathtt{p0}(19) \& \  \, \mathtt{p0}(17) \& \mathtt{p0}(15) \& \  \, \mathtt{p0}(15) \& \  \, \mathtt{p0}(19) \& \  \, \mathtt{p0}(
                                                          p0(13)&p0(11)&p0(9)&p0(7)&p0(5)&p0(3)&p0(1)&p_1_0);
         gkj_0 <= (g0(29)\&g0(27)\&g0(25)\&g0(23)\&g0(21)\&g0(19)\&g0(17)\&g0(15)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(19)\&g0(1
                                                          g0(13)&g0(11)&g0(9)&g0(7)&g0(5)& g0(3)&g0(1)&g_1_0);
         row1: blackbox port map(clk, pik_0, pkj_0, gik_0, gkj_0, pij_0, gij_0);
         p1(30) <= pij_0(15); p1(28) <= pij_0(14); p1(26) <= pij_0(13);
         p1(24) \le pij_0(12); p1(22) \le pij_0(11); p1(20) \le pij_0(10);
         p1(18) <= pij_0(9); p1(16) <= pij_0(8); p1(14) <= pij_0(7);
        p1(12) \le pij_0(6); p1(10) \le pij_0(5); p1(8) \le pij_0(4);
        p1(6) \le pij_0(3); p1(4) \le pij_0(2); p1(2) \le pij_0(1); p1(0) \le pij_0(0);
         g1(30) \leftarrow gij_0(15); g1(28) \leftarrow gij_0(14); g1(26) \leftarrow gij_0(13);
         g1(24) \le gij_0(12); g1(22) \le gij_0(11); g1(20) \le gij_0(10);
         g1(18) \le gij_0(9); g1(16) \le gij_0(8); g1(14) \le gij_0(7);
        g1(12) \iff gij_0(6); g1(10) \iff gij_0(5); g1(8) \iff gij_0(4);
       g1(6) \leftarrow gij_0(3); g1(4) \leftarrow gij_0(2); g1(2) \leftarrow gij_0(1); g1(0) \leftarrow gij_0(0);
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity row2 is
         port(clk: in STD_LOGIC;
                                 p1, g1: in STD_LOGIC_VECTOR(30 downto 0);
                                  p2, g2: out STD_LOGIC_VECTOR(30 downto 0));
end;
architecture synth of row2 is
         component blackbox is
                   port (clk:
                                                                                        in STD_LOGIC;
                                               pik, pkj: in STD_LOGIC_VECTOR(15 downto 0);
                                                gik, gkj: in STD_LOGIC_VECTOR(15 downto 0);
                                                                                               out STD_LOGIC_VECTOR(15 downto 0);
                                               pii:
                                               gij:
                                                                                                out STD_LOGIC_VECTOR(15 downto 0));
         end component;
         component flop is generic(width: integer);
                   port(clk: in STD LOGIC;
                                           d: in STD_LOGIC_VECTOR(width-1 downto 0);
                                                              out STD_LOGIC_VECTOR(width-1 downto 0));
                                           q:
         end component;
          -- internal signals for calculating p, g
         signal pik_1, gik_1, pkj_1, gkj_1,
                                           pij_1, gij_1: STD_LOGIC_VECTOR(15 downto 0);
          -- internal signals for pipeline registers
         signal pg1_in, pg2_out: STD_LOGIC_VECTOR(29 downto 0);
begin
        pgl_in <= (p1(28 downto 27)&p1(24 downto 23)&p1(20 downto 19)&
                                                              p1(16 downto 15)&
                                                              p1(12 downto 11)&p1(8 downto 7)&p1(4 downto 3)&p1(0)&
                                                              g1(28 downto 27)&g1(24 downto 23)&g1(20 downto 19)&
                                                              g1(16 downto 15)&
                                                               g1(12 downto 11)&g1(8 downto 7)&g1(4 downto 3)&g1(0));
         flop2_pg: flop generic map(30) port map (clk, pg1_in, pg2_out);
```

```
p2(28 downto 27) <= pg2_out(29 downto 28);
     p2(24 downto 23) <= pg2_out(27 downto 26);
     p2(20 downto 19) <= pg2_out( 25 downto 24);
    p2(16 downto 15) <= pg2_out(23 downto 22);
    p2(12 downto 11) <= pg2_out(21 downto 20);
    p2(8 downto 7) <= pg2_out(19 downto 18);
     p2(4 downto 3) <= pg2_out(17 downto 16);
     p2(0) <= pg2_out(15);
     g2(28 downto 27) <= pg2_out(14 downto 13);
     g2(24 downto 23) <= pg2_out(12 downto 11);
     g2(20 downto 19) <= pg2_out(10 downto 9);
     g2(16 downto 15) <= pg2_out(8 downto 7);
     g2(12 downto 11) <= pg2_out(6 downto 5);
     g2(8 downto 7) <= pg2_out(4 downto 3);
     g2(4 downto 3) <= pg2_out(2 downto 1); g2(0) <= pg2_out(0);
      -- pg calculations
     pik_1 <= (p1(30 downto 29)&p1(26 downto 25)&p1(22 downto 21)&
                                p1(18 downto 17)&p1(14 downto 13)&p1(10 downto 9)&
                                p1(6 downto 5)&p1(2 downto 1));
     gik_1 <= (g1(30 downto 29)&g1(26 downto 25)&g1(22 downto 21)&
                                g1(18 downto 17)&g1(14 downto 13)&g1(10 downto 9)&
                                g1(6 downto 5)&g1(2 downto 1));
     \label{eq:pkj_1} pkj_1 <= (p1(28)&p1(28)&p1(24)&p1(24)&p1(20)&p1(20)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p1(16)&p
                                p1(12)&p1(12)&p1(8)&p1(8)&p1(4)&p1(4)&p1(0)&p1(0));
     qkj 1 \le (q1(28)&q1(28)&q1(24)&q1(24)&q1(20)&q1(20)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16)&q1(16
                                g1(12)&g1(12)&g1(8)&g1(8)&g1(4)&g1(4)&g1(0)&g1(0));
     row2: blackbox
                     port map(clk, pik_1, pkj_1, gik_1, gkj_1, pij_1, gij_1);
    p2(30 downto 29) <= pij 1(15 downto 14);
    p2(26 downto 25) <= pij_1(13 downto 12);
     p2(22 downto 21) <= pij_1(11 downto 10);
    p2(18 downto 17) <= pij_1(9 downto 8);
   p2(14 downto 13) <= pij_1(7 downto 6); p2(10 downto 9) <= pij_1(5 downto 4);
     p2(6 downto 5) <= pij_1(3 downto 2); p2(2 downto 1) <= pij_1(1 downto 0);
    g2(30 downto 29) <= gij_1(15 downto 14);
     g2(26 downto 25) <= gij_1(13 downto 12);
    g2(22 downto 21) <= gij_1(11 downto 10);
    g2(18 downto 17) <= gij_1(9 downto 8);
   g2(14 \text{ downto } 13) \le gij_1(7 \text{ downto } 6); g2(10 \text{ downto } 9) \le gij_1(5 \text{ downto } 4);
    g2(6 downto 5) <= gij_1(3 downto 2); g2(2 downto 1) <= gij_1(1 downto 0);
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity row3 is
     port(clk:
                                     in STD_LOGIC;
                  p2, g2: in STD_LOGIC_VECTOR(30 downto 0);
                  p3, q3: out STD LOGIC VECTOR(30 downto 0));
end;
architecture synth of row3 is
     component blackbox is
          port (clk:
                                           in STD_LOGIC;
                          pik, pkj: in STD_LOGIC_VECTOR(15 downto 0);
                          gik, gkj: in STD_LOGIC_VECTOR(15 downto 0);
                          pij:
                                                    out STD_LOGIC_VECTOR(15 downto 0);
                                                     out STD_LOGIC_VECTOR(15 downto 0));
                         qij:
     end component;
     component flop is generic(width: integer);
          port(clk: in STD_LOGIC;
                       d: in STD_LOGIC_VECTOR(width-1 downto 0);
```

197

```
q: out STD_LOGIC_VECTOR(width-1 downto 0));
    end component;
    -- internal signals for calculating p, g
    signal pik_2, gik_2, pkj_2, gkj_2,
                   pij_2, gij_2: STD_LOGIC_VECTOR(15 downto 0);
    -- internal signals for pipeline registers
    signal pg2_in, pg3_out: STD_LOGIC_VECTOR(29 downto 0);
begin
    pg2_in <= (p2(26 downto 23)&p2(18 downto 15)&p2(10 downto 7)&
                           p2(2 downto 0)&
                      g2(26 downto 23)&g2(18 downto 15)&g2(10 downto 7)&g2(2 downto 0));
    flop3_pg: flop generic map(30) port map (clk, pg2_in, pg3_out);
    p3(26 downto 23) <= pg3_out(29 downto 26);
    p3(18 downto 15) <= pg3_out(25 downto 22);
    p3(10 downto 7) <= pg3_out(21 downto 18);
    p3(2 downto 0) <= pg3_out(17 downto 15);
    g3(26 downto 23) <= pg3_out(14 downto 11);
    g3(18 downto 15) <= pg3_out(10 downto 7);
    g3(10 downto 7) <= pg3_out(6 downto 3);
    g3(2 downto 0) <= pg3_out(2 downto 0);
    -- pg calculations
    pik_2 <= (p2(30 downto 27)&p2(22 downto 19)&
                         p2(14 downto 11)&p2(6 downto 3));
    gik_2 \ll (g2(30 \text{ downto } 27)\&g2(22 \text{ downto } 19)\&g2(22)
                         g2(14 downto 11)&g2(6 downto 3));
    pkj_2 \ll (p2(26)&p2(26)&p2(26)&p2(26)&
                         p2(18)&p2(18)&p2(18)&p2(18)&
                         p2(10)&p2(10)&p2(10)&p2(10)&
                         p2(2)&p2(2)&p2(2)&p2(2));
    gkj_2 \ll (g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26)\&g2(26
                         g2(18)&g2(18)&g2(18)&g2(18)&
                         g2(10)&g2(10)&g2(10)&g2(10)&
                         g2(2)&g2(2)&g2(2)&g2(2));
    row3: blackbox
                 port map(clk, pik_2, pkj_2, gik_2, gkj_2, pij_2, gij_2);
    p3(30 downto 27) <= pij_2(15 downto 12);
    p3(22 downto 19) <= pij_2(11 downto 8);
   p3(14 downto 11) <= pij_2(7 downto 4); p3(6 downto 3) <= pij_2(3 downto 0);
   g3(30 downto 27) <= gij_2(15 downto 12);
   g3(22 downto 19) <= gij 2(11 downto 8);
   g3(14 downto 11) <= gij_2(7 downto 4); g3(6 downto 3) <= gij_2(3 downto 0);
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity row4 is
    port(clk:
                               in STD_LOGIC;
              p3, g3: in STD_LOGIC_VECTOR(30 downto 0);
              p4, g4: out STD_LOGIC_VECTOR(30 downto 0));
end;
architecture synth of row4 is
    component blackbox is
        port (clk:
                                         in STD_LOGIC;
                     pik, pkj: in STD_LOGIC_VECTOR(15 downto 0);
                     gik, gkj: in STD_LOGIC_VECTOR(15 downto 0);
                     pij:
                                          out STD_LOGIC_VECTOR(15 downto 0);
                                          out STD_LOGIC_VECTOR(15 downto 0));
                     gij:
    end component;
```

```
component flop is generic(width: integer);
           port(clk: in STD_LOGIC;
                           d: in STD_LOGIC_VECTOR(width-1 downto 0);
                                         out STD_LOGIC_VECTOR(width-1 downto 0));
                           q:
      end component;
      -- internal signals for calculating p, g
      signal pik_3, gik_3, pkj_3, gkj_3,
                           pij_3, gij_3: STD_LOGIC_VECTOR(15 downto 0);
      -- internal signals for pipeline registers
      signal pg3_in, pg4_out: STD_LOGIC_VECTOR(29 downto 0);
begin
    pg3_in <= (p3(22 downto 15)&p3(6 downto 0)&g3(22 downto 15)&g3(6 downto 0));
      flop4_pg: flop generic map(30) port map (clk, pg3_in, pg4_out);
      p4(22 downto 15) <= pg4_out(29 downto 22);
      p4(6 downto 0) <= pg4_out(21 downto 15);
      g4(22 downto 15) <= pg4_out(14 downto 7);
      g4(6 downto 0) <= pg4_out(6 downto 0);
      -- pg calculations
      pik_3 <= (p3(30 downto 23)&p3(14 downto 7));
      gik_3 <= (g3(30 downto 23)&g3(14 downto 7));
      \label{eq:pkj_3} pkj_3 <= (p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p3(22)\&p
                                     p3(6)&p3(6)&p3(6)&p3(6)&p3(6)&p3(6));
      gkj_3 <= (g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(22)\&g3(2
                                      g3(6)&g3(6)&g3(6)&g3(6)&g3(6)&g3(6)
      row4: blackbox
                         port map(clk, pik_3, pkj_3, gik_3, gkj_3, pij_3, gij_3);
      p4(30 downto 23) <= pij_3(15 downto 8);
      p4(14 downto 7) <= pij_3(7 downto 0);
      g4(30 downto 23) <= gij_3(15 downto 8);
      g4(14 downto 7) <= gij_3(7 downto 0);
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity row5 is
      port(clk:
                                         in STD_LOGIC;
                     p4, g4: in STD_LOGIC_VECTOR(30 downto 0);
                      p5, g5: out STD_LOGIC_VECTOR(30 downto 0));
architecture synth of row5 is
      component blackbox is
                                                             in STD_LOGIC;
           port (clk:
                      pik, pkj: in STD_LOGIC_VECTOR(15 downto 0);
                               gik, gkj: in STD_LOGIC_VECTOR(15 downto 0);
                                                              out STD_LOGIC_VECTOR(15 downto 0);
                              pij:
                              qij:
                                                               out STD_LOGIC_VECTOR(15 downto 0));
      end component;
      component flop is generic(width: integer);
           port(clk: in STD_LOGIC;
                                       in STD_LOGIC_VECTOR(width-1 downto 0);
                           q:
                                         out STD_LOGIC_VECTOR(width-1 downto 0));
      end component;
      -- internal signals for calculating p, g
      signal pik_4, gik_4, pkj_4, gkj_4,
                           pij_4, gij_4: STD_LOGIC_VECTOR(15 downto 0);
      -- internal signals for pipeline registers
      signal pg4_in, pg5_out: STD_LOGIC_VECTOR(29 downto 0);
```

199

```
begin
  pg4_in <= (p4(14 downto 0)&g4(14 downto 0));
  flop4_pg: flop generic map(30) port map (clk, pg4_in, pg5_out);
  p5(14 downto 0) <= pg5_out(29 downto 15); g5(14 downto 0) <= pg5_out(14
downto 0);
  -- pg calculations
  pik_4 <= p4(30 downto 15);
  gik_4 \le g4(30 \text{ downto } 15);
  pkj_4 \le p4(14)&p4(14)&p4(14)&p4(14)&
           p4(14)&p4(14)&p4(14)&p4(14)&
           p4(14)&p4(14)&p4(14)&p4(14)&
           p4(14)&p4(14)&p4(14)&p4(14);
  gkj_4 \le g4(14)&g4(14)&g4(14)&g4(14)&
           g4(14)&g4(14)&g4(14)&g4(14)&
           g4(14)&g4(14)&g4(14)&g4(14)&
           g4(14)&g4(14)&g4(14)&g4(14);
  row5: blackbox
        port map(clk, pik_4, gik_4, pkj_4, gkj_4, pij_4, gij_4);
                 p5(30 downto 15) <= pij_4; g5(30 downto 15) <= gij_4;
end;
```

Exercise 5.42




FIGURE 5.13 Incrementer built using half adders

Exercise 5.43




FIGURE 5.14 Up/Down counter

Exercise 5.44




FIGURE 5.15 32-bit counter that increments by 4 on each clock edge

Exercise 5.45




FIGURE 5.16 32-bit counter that increments by 4 or loads a new value, D

Exercise 5.46

(repeat)

(b)

2N. 1's shift into the left-most bit for N cycles, then 0's shift into the left bit for N cycles. Then the process repeats.

5.46 (c)




FIGURE 5.17 10-bit decimal counter using a 5-bit Johnson counter

(d) The counter uses less hardware and could be faster because it has a short critical path (a single inverter delay).

Exercise 5.47

SystemVerilog

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity scanflop4 is
 port(clk, test, sin: in STD_LOGIC;
      d: in STD_LOGIC_VECTOR(3 downto 0);
      q: inout STD_LOGIC_VECTOR(3 downto 0);
      sout:
                       out STD_LOGIC);
end;
architecture synth of scanflop4 is
 process(clk, test) begin
   if rising_edge(clk) then
     if test then
       q <= d;
       q <= q(2 downto 0) & sin;
     end if;
   end if;
 end process;
 sout <= q(3);
end;
```

Exercise 5.48

(a)

v a l u e a _{1 : 0}	e n c o d i n g y 4:0
00	00001
01	01010
10	10100
11	11111

TABLE 5.2 Possible encodings

The first two pairs of bits in the bit encoding repeat the value. The last bit is the XNOR of the two input values.

5.48 (b) This circuit can be built using a 16×2 -bit memory array, with the contents given in Table 5.3.

a d d r e s s a _{4 : 0}	d a t a d _{I : 0}
00001	00
00000	00
00011	00
00101	00
01001	00
10001	00
01010	01
01011	01
01000	01
01110	01
00010	01
11010	01
10100	10
10101	10
10110	10
10000	10
11100	10
00100	10
11111	11
11110	11
11101	11
11011	11
10111	11
TARIE 5.3 Memory	array values for Evercise 5.49

TABLE 5.3 Memory array values for Exercise 5.48

address a _{4:0}	data d _{1:0}
01111	11
others	XX

TABLE 5.3 Memory array values for Exercise 5.48

5.48 (c) The implementation shown in part (b) allows the encoding to change easily. Each memory address corresponds to an encoding, so simply store different data values at each memory address to change the encoding.

Exercise 5.49

http://www.intel.com/design/flash/articles/what.htm

Flash memory is a nonvolatile memory because it retains its contents after power is turned off. Flash memory allows the user to electrically program and erase information. Flash memory uses memory cells similar to an EEPROM, but with a much thinner, precisely grown oxide between a floating gate and the substrate (see Figure 5.18).

Flash programming occurs when electrons are placed on the floating gate. This is done by forcing a large voltage (usually 10 to 12 volts) on the control gate. Electrons quantum-mechanically tunnel from the source through the thin oxide onto the control gate. Because the floating gate is completely insulated by oxide, the charges are trapped on the floating gate during normal operation. If electrons are stored on the floating gate, it blocks the effect of the control gate. The electrons on the floating gate can be removed by reversing the procedure, i.e., by placing a large negative voltage on the control gate.

The default state of a flash bitcell (when there are no electrons on the floating gate) is ON, because the channel will conduct when the wordline is HIGH. After the bitcell is programmed (i.e., when there are electrons on the floating gate), the state of the bitcell is OFF, because the floating gate blocks the effect of the control gate. Flash memory is a key element in thumb drives, cell phones, digital cameras, Blackberries, and other low-power devices that must retain their memory when turned off.




FIGURE 5.18 Flash EEPROM

Exercise 5.50




FIGURE 5.19 4 x 4 x 3 PLA implementing Exercise 5.44

5.50 (b)





FIGURE 5.20 16 x 3 ROM implementation of Exercise 5.44

5.50 (c)

SystemVerilog

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity ex5_44c is
  port(u, b, s, g: in STD_LOGIC;
     m, j, v: out STD_LOGIC);
end;
architecture synth of ex5_44c is
begin
  m <= (s and g) or (u and b and s);
  j <= ((not u) and b and (not s)) or (s and g);
  v <= (u and b and s) or ((not u) and (not s) and g);
end;</pre>
```



Exercise 5.52




FIGURE 5.21 4 x 8 x 3 PLA for Exercise 5.52

Exercise 5.53

(a) Number of inputs = $2 \times 16 + 1 = 33$ Number of outputs = 16 + 1 = 17

Thus, this would require a 2^{33} x 17-bit ROM.

(b) Number of inputs = 16 Number of outputs = 16

Thus, this would require a 2¹⁶ x 16-bit ROM.

(c) Number of inputs = 16 Number of outputs = 4 210

SOLUTIONS

chapter 5

Thus, this would require a 2¹⁶ x 4-bit ROM.

All of these implementations are not good design choices. They could all be implemented in a smaller amount of hardware using discrete gates.

Exercise 5.54

- (a) Yes. Both circuits can compute any function of *K* inputs and *K* outputs.
- (b) No. The second circuit can only represent 2^K states. The first can represent more.
- (c) Yes. Both circuits compute any function of 1 input, N outputs, and 2^K states.
- (d) No. The second circuit forces the output to be the same as the state encoding, while the first one allows outputs to be independent of the state encoding.


Exercise 5.55

(a) 1 LE

(A)	(B)	(C)	(D)	(Y)	
data 1	data 2	data 3	data 4	LUT output	
0	0	0	0	1	
0	0	0	1	1	A — data 1
0	0	1	0	1	A — data 1 B — data 2
0	0	1	1	1	C data 2 data 3
0	1	0	0	1	D — data 4
0	1	0	1	1	uala 4 _{LUT}
0	1	1	0	1	LE J
0	1	1	1	1	
1	0	0	0	1	
1	0	0	1	1	
1	0	1	0	1	
1	0	1	1	0	
1	1	0	0	0	
1	1	0	1	1	
1	1	1	0	0	
1	1	1	1	1	


(b) 2 LEs


(B)	(C)	(D)	(E)	(X)	(A)	(X)			(Y)
data 1	data 2	data 3	data 4	LUT output	data 1	data 2	data 3	data 4	LUT output
0	0	0	0	1	0	0	Х	X	0
0	0	0	1	1	0	1	X	X	1
0	0	1	0	1	1	0	X	X	1
0	0	1	1	1	1	1	X	X	1
0	1	0	0	1					
0	1	0	1	0					
0	1	1	0	0					
0	1	1	1	0					
1	0	0	0	1					
1	0	0	1	0					
1	0	1	0	0					
1	0	1	1	0					
1	1	0	0	1					
1	1	0	1	0					
1	1	1	0	0					
1	1	1	1	0					



(c) 2 LEs


(A)	(B)	(C)	(D)	(Y)	(A)	(B)	(C)	(D)	(Z)
data 1		data 3				data 2			
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	0	0	0	1	0
0	0	1	0	0	0	0	1	0	0
0	0	1	1	1	0	0	1	1	0
0	1	0	0	0	0	1	0	0	0
0	1	0	1	1	0	1	0	1	1
0	1	1	0	0	0	1	1	0	0
0	1	1	1	1	0	1	1	1	1
1	0	0	0	0	1	0	0	0	0
1	0	0	1	1	1	0	0	1	1
1	0	1	0	1	1	0	1	0	0
1	0	1	1	1	1	0	1	1	0
1	1	0	0	0	1	1	0	0	0
1	1	0	1	1	1	1	0	1	1
1	1	1	0	0	1	1	1	0	0
1	1	1	1	1	1	1	1	1	1






(d) 2 LEs


(A_3)	(A_2)	(A_1)	(A_0)	(D)	(A_3)	(A_2)	(A_1)	(A_0)	(<i>P</i>)
data 1	data 2	data 3	data 4	LUT output	data 1	data 2	data 3	data 4	LUT output
0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0	1	0
0	0	1	0	0	0	0	1	0	1
0	0	1	1	1	0	0	1	1	1
0	1	0	0	0	0	1	0	0	0
0	1	0	1	0	0	1	0	1	1
0	1	1	0	1	0	1	1	0	0
0	1	1	1	0	0	1	1	1	1
1	0	0	0	0	1	0	0	0	0
1	0	0	1	1	1	0	0	1	0
1	0	1	0	0	1	0	1	0	0
1	0	1	1	0	1	0	1	1	1
1	1	0	0	1	1	1	0	0	0
1	1	0	1	0	1	1	0	1	1
1	1	1	0	0	1	1	1	0	0
1	1	1	1	1	1	1	1	1	0






(e) 2 LEs

^(A₃) data 1	(A ₂) data 2	(A ₁) data 3	(A ₀) data 4	(Y ₀) LUT output	(A ₃) data 1	(A ₂) data 2	(A ₁) data 3	(A ₀) data 4	(Y₁) LUT output
0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0	1	0
0	0	1	0	1	0	0	1	0	0
0	0	1	1	1	0	0	1	1	0
0	1	0	0	0	0	1	0	0	1
0	1	0	1	0	0	1	0	1	1
0	1	1	0	0	0	1	1	0	1
0	1	1	1	0	0	1	1	1	1
1	0	0	0	1	1	0	0	0	1
1	0	0	1	1	1	0	0	1	1
1	0	1	0	1	1	0	1	0	1
1	0	1	1	1	1	0	1	1	1
1	1	0	0	1	1	1	0	0	1
1	1	0	1	1	1	1	0	1	1
1	1	1	0	1	1	1	1	0	1
1	1	1	1	1	1	1	1	1	1





Exercise 5.56

(a) 8 LEs (see next page for figure)

216

SOLUTIONS

chapter 5

LE 7

	LE 1	(A ₂)	(A ₁)	(A ₀)	(Y ₀)		LE 2	(A ₂)	(A ₁)	(A ₀)	(Y ₁)	LE 3	(A ₂)	(A ₁)	(A ₀)	(Y ₃)
	data 1 X X	0 0 0	0 0	data 4	LUT outpu 1 0	<u>t</u>	data 1	0 0 0	0 0	0	LUT output 0	<u>data 1</u> x	data 2 0 0	0 0 0	0 1	LUT output 0 0
	X X X	0 0	1 1	1 0 1	0		X X X	0	0 1 1	1 0 1	1 0 0	X X X	0	1 1	1 0 1	1 0
	X X	1	0	0	0		X X	1	0	0	0	X X	1 1	0	0 1	0
	X X	1 1	1 1	0	0		X X	1 1	1 1	0	0	X X	1 1	1	0	0
	LE 4			·			LE 5			•	•	LE 6			·	
	data 1	(A ₂) data 2	(A ₁) data 3	(A ₀) data 4	LUT outpu	ıt	data 1	(A ₂) data 2	(A ₁) data 3	(A ₀) data 4	LUT output	data 1	(A ₂) data 2	(A ₁) data 3	(A ₀) data 4	(Y₅) LUT output
	X X	0	0	0 1	0	_	X X	0	0	0 1	0		0	0	0 1	0
	X X	0 0	1 1	0 1	0 1		X X	0 0	1 1	0 1	0	X X	0 0	1 1	0 1	0 0
	X X	1 1	0 0	0 1	0		X X	1 1	0 0	0 1	1 0	X X	1 1	0 0	0 1	0 1
	X X	1 1	1 1	0 1	0 0		X X	1 1	1 1	0 1	0	X X	1 1	1 1	0 1	0 0
	LE 7						LE 8									
	data 1	(A ₂) data 2	(A ₁) data 3	(A ₀) data 4	LUT outpu	ıt	data 1	(A₂) data 2	(A ₁) data 3	(A ₀) data 4	LUT output					
	X X	0	0	0 1	0		X	0	0	0 1	0	_				
	X X	0 0	1 1	0 1	0 0		X X	0 0	1 1	0 1	0					
	X X	1 1	0 0	0 1	0 0		X X	1 1	0 0	0 1	0					
	X X	1 1	1 1	0 1	1 0		X X	1 1	1 1	0 1	0 1					
(o _[c	1-1-4	\neg			o _	d=1= 4	$\overline{}$		0	1-1-1)	
	A ₁ —	$A_2 - c$	data 1 data 2 data 3		Y ₀	1	A_2	data 1 data 2 data 3		Y ₁	$A_1 \longrightarrow A_2$	— data 1 — data 2 — data 3		Y ₂		
		$A_0 - 0$	data 4 _{Ll}				A_0	data 4 L	.UT	<u></u> .	A_0	data 4	LUT	<u></u>		
(LE 1					LE 2				LE 3)	
(0 _ [data 1				0 —	data 1			0	data 1)	
	~ ₁ ─	$A_2 \longrightarrow C$	data 2 data 3 data 4 _{Ll}	\mathbb{H}	_Y ₃ A	1	A_2	data 2 data 3 data 4 L	H	Y_	$A_1 - A_2$	— data 2 — data 3 — data 4	H	Y ₅		
		$A_0 - c$	data 4 _{Ll}				A_0	data 4 _L	.UT	. . .	A_0	— data 4	LUT			
					LE 4					LE 5				LE 6	<i>/</i>	
		$0 \int_{A_0}^{C}$	data 1 data 2				0 — A ₀ —	data 1								
	A_1	$A_0 = 0$	data 2 data 3 data 4 _{Ll}		$Y_6 \mid A$	1	A_0	data 2 data 3 data 4 _L		_Y ₇						
	•	. ₀ [LI	JT			′ '0	L	.UT							

LE 8

(b) 8 LEs (see next page for figure)

LE 7				
	(A_2)	(A_1)	(A_0)	(Y ₇)
data 1	data 2	data 3	data 4	LUT output
X	0	0	0	0
X	0	0	1	0
X	0	1	0	0
X	0	1	1	0
X	1	0	0	0
X	1	0	1	0
X	1	1	0	0
X	1	1	1	1

LE 6				
	(A_2)	(A ₁)	(A_0)	(Y ₆)
data 1	data 2	data 3	data 4	(Y ₆) LUT output
X	0	0	0	0
X	0	0	1	0
X	0	1	0	0
X	0	1	1	0
X	1	0	0	0
X	1	0	1	0
X	1	1	0	1
7.7	-1	1	1	0

LE 5				
	(A_2)	(A_1)	(A_0)	(Y ₅)
data 1	data 2	data 3	data 4	LUT output
Х	0	0	0	0
X	0	0	1	0
X	0	1	0	0
X	0	1	1	0
X	1	0	0	0
X	1	0	1	1
X	1	1	0	0
X	1	1	1	0

LE 4				
	(A_2)	(A ₁)	(A_0)	(Y ₄)
data 1	data 2	data 3	data 4	(Y₄) LUT output
X	0	0	0	0
X	0	0	1	0
X	0	1	0	0

Х	0	0	0	0
X	0	0	1	0
X	0	1	0	0
X	0	1	1	0
X	1	0	0	1
X	1	0	1	0
X	1	1	0	0
X	1	1	1	0


LE 3				
	(A_2)	(A ₁)	(A_0)	(Y ₃)
data 1	data 2	data 3	data 4	LUT output
X	0	0	0	0
X	0	0	1	0
X	0	1	0	0
X	0	1	1	1
X	1	0	0	0
X	1	0	1	0
X	1	1	0	0
X	1	1	1	0


LE 2				
	(A_2)	(A_1)	(A_0)	(Y ₂)
data 1	data 2	data 3	data 4	LUT output
X	0	0	0	0
X	0	0	1	0
X	0	1	0	1
X	0	1	1	0
X	1	0	0	0
X	1	0	1	0
X	1	1	0	0
X	1	1	1	0

LE 1


	(A_2)	(A_1)	(A_0)	(Y ₁)
data 1	data 2	data 3	data 4	LUT output
X	0	0	0	0
X	0	0	1	1
X	0	1	0	0
X	0	1	1	0
X	1	0	0	0
X	1	0	1	0
X	1	1	0	0
X	1	1	1	0


LE 0				
	(A_2)	(A_1)	(A_0)	(Y ₀)
data 1	data 2	data 3	data 4	LUT output
X	0	0	0	1
X	0	0	1	0
X	0	1	0	0
X	0	1	1	0
X	1	0	0	0
X	1	0	1	0
X	1	1	0	0
X	1	1	1	0








0 -












(c) 6 LEs (see next page for figure)

LE 1 data 1 data 2 data 3 data 4 LI X X 0 0 X X X 0 1 X X 1 0 X X 1 1	$ \begin{array}{c} (S_0) & \text{LE 2} \\ (A_0) & \text{data 1} \\ \hline 0 & 0 \\ 1 & 0 \\ 1 & 0 \\ 0 & 0 \\ 0 & 0 \\ 0 & 0 \\ 0 & 1 \\ 1 & 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	(B ₁) (S ₁) (S ₁) data 4 LUT output 0 0 0 1 1 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 1 0 0 1 1 1 1	LE 3 (A ₀) (B ₀) data 1 data 2 0 0 0 0 0 0 0 0 0 0 1 0 1 0 1 0 1 0 1 0	(A ₁) (B ₁) 2 data 3 data 4 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 0 0 1 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1	(C _i) LUT output 0 0 0 1 0 0 1 0 0 0 1 0 1 1 0 1 1 1 1
LE 4 (A ₂)	LE 5 (S ₂) UT output 0 1 X 1 X 1 X 0 X 1 X 0 X 1 X 0 X 1 X X 0 X 1 X X X X X X X X X X X	(A ₂) (B ₂) data 2 data 3 0 0 0 0 0 1 0 1 1 0 1 0 1 1 1 1	(C ₁) (C ₂) data 4 LUT output 0 0 1 0 0 1 1 0 0 1 1 1 0 1 1 1 1 1 1	LE 6 data 1 data 2 X 0 X 0 X 0 X 0 X 1 X 1 X 1 X 1	(B ₃) (C ₂) 2 data 3 data 4 0 0 0 1 1 0 1 1 0 0 0 1 1 1 1 0 1 1 1 1	(S ₃) LUT output 0 1 1 0 1 0 0 1
0 — data 1 0 — data 2 data 3 data 4 LUT LE 1	$ \begin{array}{c c} A_0 & - \\ B_0 & - \\ B_1 & - \\ \end{array} $	data 1 data 2 data 3 data 4	S ₁			
A ₀ — data 1 data 2 data 3 data 4 LUT LE 3	$\begin{bmatrix} B_2 & A_2 \\ & & \\ B_2 & A_2 \end{bmatrix}$	data 1 data 2 data 3 data 4	S ₂	A ₀ — data 1 A ₃ — data 2 data 3 data 4 _{LUT}	S ₃	


(d) 2 LEs

	(A)	(S_0)	(S ₁)	(S ₀ ')
data 1	data 2	data 3	data 4	LUT output
Х	0	0	0	0
X	0	0	1	0
X	0	1	0	0
X	0	1	1	0
X	1	0	0	1
X	1	0	1	0
X	1	1	0	0
X	1	1	1	0



		(B)	(S ₀)	(S ₁ ')
data 1	data 2	data 3	data 4	(S ₁ ') LUT output
X	X	0	0	0
X	X	0	1	0
X	X	1	0	0
X	X	1	1	1

(e) 3 LEs



Exercise 5.57

(a) 5 LEs (2 for next state logic and state registers, 3 for output logic) (b) $t_{pd} = t_{pd_LE} + t_{wire}$ = (381+246) ps = 627 ps $T_c \ge t_{pcq} + t_{pd} + t_{setup}$ $\ge [199 + 627 + 76]$ ps = 902 ps f = 1/902 ps = **1.1 GHz** (c)

First, we check that there is no hold time violation with this amount of clock skew.

$$t_{cd_LE} = t_{pd_LE} = 381 \text{ ps}$$
 $t_{cd} = t_{cd_LE} + t_{wire} = 627 \text{ ps}$
 $t_{skew} < (t_{ccq} + t_{cd}) - t_{hold}$
 $< [(199 + 627) - 0] \text{ ps}$
 $< 826 \text{ ps}$

3 ns is less than 826 ps, so there is no hold time violation.

Now we find the fastest frequency at which it can run.

$$T_c \ge t_{pcq} + t_{pd} + t_{setup} + t_{skew}$$

 $\ge [0.902 + 3] \text{ ns}$
 $= 3.902 \text{ ns}$
 $f = 1 / 3.902 \text{ ns} = 256 \text{ MHz}$

Exercise 5.58

- (a) 2 LEs (1 for next state logic and state register, 1 for output logic)
- (b) Same as answer for Exercise 5.57(b)
- (c) Same as answer for Exercise 5.57(c)

Exercise 5.59

First, we find the cycle time:
$$T_c = 1/f = 1/100 \text{ MHz} = 10 \text{ ns}$$

$$T_c \ge t_{pcq} + Nt_{\text{LE+wire}} + t_{\text{setup}}$$

10 ns $\ge [0.199 + N(0.627) + 0.076]$ ns

Thus, $N \le 15.5$

The maximum number of LEs on the critical path is 15.

With at most one LE on the critical path and no clock skew, the fastest the FSM will run is:

$$T_c \ge [0.199 + 0.627 + 0.076] \text{ ns}$$

 $\ge 0.902 \text{ ns}$
 $f = 1 / 0.902 \text{ ns} = 1.1 GHz$

Question 5.1

$$(2^{N}-1)(2^{N}-1) = 2^{2N} - 2^{N+1} + 1$$

Question 5.2

A processor might use BCD representation so that decimal numbers, such as 1.7, can be represented exactly.

Question 5.3




FIGURE 5.22 BCD adder: (a) 4-bit block, (b) underlying hardware, (c) 8-bit BCD adder

(continued from previous page)

SystemVerilog

```
output logic [7:0] s,
             output logic
                            cout);
 logic c0;
 bcdadd_4 bcd0(a[3:0], b[3:0], cin, s[3:0], c0);
 bcdadd_4 bcd1(a[7:4], b[7:4], c0, s[7:4], cout);
endmodule
output logic [3:0] s,
             output logic
                            cout);
 logic [4:0] result, sub10;
 assign result = a + b + cin;
 assign sub10 = result - 10;
 assign cout = ~sub10[4];
 assign s = sub10[4] ? result[3:0] : sub10[3:0];
endmodule
```

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity bcdadd_8 is
 port(a, b: in STD_LOGIC_VECTOR(7 downto 0);
      cin: in STD_LOGIC;
      s: out STD_LOGIC_VECTOR(7 downto 0);
      cout: out STD_LOGIC);
end;
architecture synth of bcdadd_8 is
  component bcdadd_4
  port(a, b: in STD_LOGIC_VECTOR(3 downto 0);
      cin: in STD_LOGIC;
      s: out STD LOGIC VECTOR(3 downto 0);
      cout: out STD_LOGIC);
  end component;
 signal c0: STD_LOGIC;
begin
 bcd0: bcdadd 4
    port map(a(3 downto 0), b(3 downto 0), cin, s(3
downto 0), c0);
 bcd1: bcdadd_4
    port map(a(7 downto 4), b(7 downto 4), c0, s(7
downto 4), cout);
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
use IEEE.STD_LOGIC_ARITH.all;
entity bcdadd 4 is
  port(a, b: in STD_LOGIC_VECTOR(3 downto 0);
      cin: in STD_LOGIC;
      s: out STD_LOGIC_VECTOR(3 downto 0);
      cout: out STD_LOGIC);
end;
architecture synth of bcdadd_4 is
signal result, sub10, a5, b5: STD_LOGIC_VECTOR(4
downto 0);
begin
  a5 <= '0' & a;
 b5 <= '0' & b;
  result <= a5 + b5 + cin;
  sub10 <= result - "01010";
  cout <= not (sub10(4));
  s \le result(3 downto 0) when sub10(4) = '1'
      else sub10(3 downto 0);
end;
```

209

CHAPTER 6

Exercise 6.1

- (1) Simplicity favors regularity:
- Each instruction has a 6-bit opcode.
- MIPS has only 3 instruction formats (R-Type, I-Type, J-Type).
- Each instruction format has the same number and order of operands (they differ only in the opcode).
- Each instruction is the same size, making decoding hardware simple.
 - (2) Make the common case fast.
- Registers make the access to most recently accessed variables fast.
- The RISC (reduced instruction set computer) architecture, makes the common/simple instructions fast because the computer must handle only a small number of simple instructions.
- Most instructions require all 32 bits of an instruction, so all instructions are 32 bits (even though some would have an advantage of a larger instruction size and others a smaller instruction size). The instruction size is chosen to make the common instructions fast.
 - (3) Smaller is faster.
- The register file has only 32 registers.

- The ISA (instruction set architecture) includes only a small number of commonly used instructions. This keeps the hardware small and, thus, fast.
- The instruction size is kept small to make instruction fetch fast.
 - (4) Good design demands good compromises.
- MIPS uses three instruction formats (instead of just one).
- Ideally all accesses would be as fast as a register access, but MIPS architecture also supports main memory accesses to allow for a compromise between fast access time and a large amount of memory.
- Because MIPS is a RISC architecture, it includes only a set of simple instructions, it provides pseudocode to the user and compiler for commonly used operations, like moving data from one register to another (move) and loading a 32-bit immediate (1i).

Exercise 6.2

Yes, it is possible to design a computer architecture without a register set. For example, an architecture could use memory as a very large register set. Each instruction would require a memory access. For example, an add instruction might look like this:

```
add 0x10, 0x20, 0x24
```

This would add the values stored at memory addresses 0x20 and 0x24 and place the result in memory address 0x10. Other instructions would follow the same pattern, accessing memory instead of registers. Some advantages of the architecture are that it would require fewer instructions. Load and store operations are now unnecessary. This would make the decoding hardware simpler and faster.

Some disadvantages of this architecture over the MIPS architecture is that each operation would require a memory access. Thus, either the processor would need to be slow or the memory small. Also, because the instructions must encode memory addresses instead of register numbers, the instruction size would be large in order to access all memory addresses. Or, alternatively, each instruction can only access a smaller number of memory addresses. For example, the architecture might require that one of the source operands is also a destination operand, reducing the number of memory addresses that must be encoded.

211

Exercise 6.3

```
(a) 42 \times 4 = 42 \times 2^2 = 101010_2 \ll 2 = 10101000_2 = 0xA8
```

(b) 0xA8 through 0xAB

(c)



Exercise 6.4

```
(a) 15 \times 4 = 42 \times 2^2 = 1111_2 \ll 2 = 111100_2 = 0 \times 3C
```

(b) 0x3C through 0x3F

(c)

Exercise 6.5

```
# Big-endian
    li $t0, 0xABCD9876
    sw $t0, 100($0)
    lb $s5, 101($0) # the LSB of $s5 = 0xCD
# Little-endian
    li $t0, 0xABCD9876
    sw $t0, 100($0)
    lb $s5, 101($0) # the LSB of $s5 = 0x98
```

In big-endian format, the bytes are numbered from 100 to 103 from left to right. In little-endian format, the bytes are numbered from 100 to 103 from right to left. Thus, the final load byte (1b) instruction returns a different value depending on the endianness of the machine.

Exercise 6.6

- (a) 0x53 4F 53 00
- (b) 0x43 6F 6F 6C 21 00

212

SOLUTIONS

chapter 6


(c) 0x41 6C 79 73 73 61 00 (depends on the persons name)

Exercise 6.7


- (a) 0x68 6F 77 64 79 00
- (b) 0x6C 69 6F 6E 73 00
- (c) 0x54 6F 20 74 68 65 20 72 65 73 63 75 65 21 00

Exercise 6.8


Little-Endian Memory



Big-Endian Memory



Exercise 6.9



Exercise 6.10

0x02114020 0x8de80020 0x2010fff6

Exercise 6.11

0x20100049 0xad49fff9 0x02f24822

```
(a)
lw $t0, 0x20($t7)
addi $s0, $0, -10
(b)
0x8de80020 (lw)
0x2010fff6 (addi)
```

Exercise 6.13

```
(a)
addi $s0, $0, 73
sw $t1, -7($t2)

(b)
0x20100049 (addi)
0xad49fff9 (sw)
```

Exercise 6.14

```
The program is:
[0x00400000] 0x20080000
                                 addi $t0, $0, 0
                                 addi $t1, $0, 1
[0x00400004] 0x20090001
[0x00400008] 0x0089502a
                        loop:
                                 slt $t2, $a0, $t1
[0x0040000c] 0x15400003
                                 bne $t2, $0, finish
[0x00400010] 0x01094020
                                 add $t0, $t0, $t1
[0x00400014] 0x21290002
                                 addi $t1, $t1, 2
                                      loop
[0x00400018] 0x08100002
                                 j
[0x0040001c] 0x01001020
                       finish: add $v0, $t0, $0
```

An equivalent C program would be (assuming temp = \$t0, i = \$t1, n = \$a0, result = \$v0):

```
temp = 0;
for (i = 1; i <= n; i = i + 2)
    temp = temp + i;
result = temp;</pre>
```

This program sums the odd integers up to n and places the result in the return register, \$v0.

```
addi $t0, $0, 31
L1:
    srlv $t1, $a0, $t0
    andi $t1, $t1, 1
    slt $t1, $0, $t1
```

```
sb $t1, 0($a1)
addi $a1, $a1, 1
addi $t0, $t0, -1
bgez $t0, L1
jr $ra
```

(a) This program converts a number (\$a0) from decimal to binary and stores it in an array pointed to by \$a1.

```
void convert2bin(int num, char binarray[])
{
  int i;
  char tmp, val = 31;

  for (i=0; i<32; i++) {
    tmp = (num >> val) & 1;
    binarray[i] = tmp;
    val--;
  }
}
```

Exercise 6.16

```
ori $t0, $t1, 0xF234
nor $t0, $t0, $0
```

```
(a)
\# \$s0 = q, \$s1 = h
slt $t0, $s1, $s0
                      # if h < q, $t0 = 1
beq $t0, $0, else
                      # if $t0 == 0, do else
add $s0, $s0, $s1
                       \# q = q + h
j done
                       # jump past else block
else:sub $s0, $s0, $s1 # g = g - h
done:
(b)
slt
     $t0, $s0, $s1 # if q < h, $t0 = 1
     $t0, $0, else # if $t0 != 0, do else
addi $s0, $s0, 1
                  #q = q + 1
                   # jump past else block
else: addi $s1, $s1, -1 # h = h - 1
done:
```

216

```
SOLUTIONS chapter 6
```

```
(c)
slt $t0, $s1, $s0 # if h < g, $t0 = 1
bne $t0, $0, else # if $t0 != 0, do else
add $s0, $0, $0 # g = 0
j done # jump past else block
else: sub $s1, $0, $0 # h = 0
done:
```


Exercise 6.18

```
(a)
# MIPS assembly code
# base address of array dst = $a0
# base address of array src = $a1
\# i = \$s0
strcpy:
 addi $sp, $sp, -4
       $s0, 0($sp)
                     # save $s0 on the stack
  SW
                     \# i = 0
  add
       $s0, $0, $0
loop:
  add
       $t1, $a1, $s0 # $t1 = address of src[i]
       $t2, 0($t1)
                    # $t2 = src[i]
  lb
  add
       $t3, $a0, $s0 # $t3 = address of dst[i]
                   # dst[i] = src[i]
  sb
       $t2, 0($t3)
 beg $t2, $0, done # check for null character
```

```
addi $s0, $s0, 1 # i++
j loop

done:
  lw $s0, 0($sp) # restore $s0 from stack
  addi $sp, $sp, 4 # restore stack pointer
  jr $ra # return
```

(b) The stack (i) before, (ii) during, and (iii) after the strcpy procedure call.



Exercise 6.20

```
find42: addi $t0, $0, 0
                           # $t0 = i = 0
       addi $t1, $0, 42
                           # $t1 = 42
 loop: slt $t3, $t0, $a1 $t3 = 1 if i < size (not at end of array)
       beq $t3, $0, exit # if reached end of array, return -1
       sll
            $t2, $t0, 2
                           # $t2 = i*4
       add $t2, $t2, $a0 # $t2 = address of array[i]
       lw $t2, 0($t2)
                           # $t2 = array[i]
       beg $t2, $t1, done # $t2 == 42?
       addi $t0, $t0, 1
                           \# i = i + 1
            loop
 done: add $v0, $t0, $0
                          # $v0 = i
       jr
            $ra
 exit: addi $v0, $0, -1
                           # $v0 = -1
       jr
            $ra
```

Exercise 6.21

(a) The stack frames of each procedure are: proc1: 3 words deep (for \$s0 - \$s1, \$ra) proc2: 7 words deep (for \$s2 - \$s7, \$ra) proc3: 4 words deep (for \$s1 - \$s3, \$ra)


218

SOLUTIONS

chapter 6

proc4: 0 words deep (doesn't use any saved registers or call other procedures)

(b) Note: we arbitrarily chose to make the initial value of the stack pointer 0x7FFFF04 just before the procedure calls.



```
(a)
    fib(0) = 0
    fib(-1) = 1
    (b)
int fib(int n)
  int prevresult = 1;
                                       // fib(n-1)
  int result = 0;
                                       // fib(n)
  while (n != 0) {
                                      // calculate new fibonacci number
   result = result + prevresult;
                                    // fib(n) = fib(n-1) + fib(n-2)
   prevresult = result - prevresult; // fib(n-1) = fib(n) - fib(n-2)
   n = n - 1;
  return result;
```

```
(c)
# fib.asm
# 2/21/07 Sarah Harris (Sarah_Harris@hmc.edu)
# The fib() procedure computes the nth Fibonacci number.
# n is passed to fib() in $a0, and fib() returns the result in $v0.
main: addi $a0,$0,9
                      # initialize procedure argument: n = 9
       jal fib
                       # call fibonacci procedure
                        # more code
fib: addi $t0,$0,1  # $t0 = fib(n-1) = fib(-1) = 1
addi $t1,$0,0  # $t1 = fib(n) = fib(0) = 0
loop: beq $a0,$0, end # done?
      add $t1,$t1,$t0 # Compute next Fib #, fib(n)
       sub $t0,$t1,$t0 # Update fib(n-1)
      addi $a0,$a0,-1 # decrement n
      j loop
                        # Repeat
 end: add $v0,$t1,$0 # Put result in $v0
      jr $ra
                      # return result
```

Exercise 6.23

- (a) 120
- (b) 2
- (c)
- (i) 3 returned value is 1
- (ii) 2 (depending on what's stored on the stack frame of the callee's stack)
- (iii) 4

- (a) \$v0 ends with 19, as desired.
- (b) The program will (2) crash. The jump register instruction (jr \$ra) at instruction address 0x0040004c will return to the most recent value of \$ra (0x00400030). It will then repeatedly restore values from the stack and increment the stack pointer. Eventually the stack shrinks beyond the dynamic data segment and the program crashes.
 - (c)
- i: The program will (3) produce an incorrect value in \$v0. a (\$a0) is not restored, but instead holds the value 3 passed to £2. So £ computes

$$i + a + f2(b) = 5 + 3 + 3*3 = 17$$

- ii: The program will (4) run correctly despite the deleted lines. b is not restored, but is never used again.
- iii: (4) \$s0 is not restored. This could corrupt a calling procedure that depended on \$s0 being saved, but does not directly corrupt the result of f.
- iv: (1) Now £2 does not move and restore the stack pointer, so values saved to the stack get overwritten. When £2 tries to return, it always finds \$ra

pointing to 0x04000078. Therefore, we enter an infinite loop from 0x04000078 to 0x0400008c

- v: (3) \$s0 is overwritten with the value 3 in £2 and not restored. Thus, when we return to £1, j=3 instead of the desired 5. So j + a + f2(b) = 3 + 5 + 3*3 = 17
- vi: (2) As in case iv, \$ra is left pointing to 0x04000078 rather than 0x04000030 when we are all done with the recursion on £2. Therefore, we get in an infinite loop from 0x04000078 to 0x0400008c. However, on each loop \$sp is incremented by 12. Eventually it points to an illegal memory location and the program crashes.
- vii: (4) x is not restored in £2 after it recursively calls itself. But x is not used after the recursive call, so the program still produces the correct answer.

Exercise 6.25

- (a) 000100 01000 10001 0000 0000 0000 0010
 - = 0x11110002
- (b) 000100 01111 10100 0000 0100 0000 1111
 - = 0x11F4040F
- (c) 000100 11001 10111 1111 1000 0100 0010
 - = 0x1337F842
- (d) 000011 0000 0100 0001 0001 0100 0111 11
 - = 0x0C10451F
- - = 0x08100C01

```
(a)
0x00400028
                             add $a0, $a1, $0
                                                                     # 0x00a02020

        0x0040002c
        jal
        f2
        # 0x0C100000

        0x00400030
        f1:
        jr
        $ra
        # 0x03e00008


        0x00400034
        f2:
        sw
        $s0, 0($s2)
        # 0xae500000

        0x00400038
        bne
        $a0, $0, else
        # 0x14800001

        0x0040003c
        j
        f1
        # 0x0810000C

0x00400040 else: addi $a0, $a0, -1
                                                                     # 0x2084FFFF
0x00400044 j f2
                                                                     # 0x0810000D
        (b)
0x00400028
                             add $a0, $a1, $0
                                                                     # register only
0x0040002c
                               jal f2
÷-- ¢ma
                                                                     # pseudo-direct
0x00400030 f1: jr $ra
                                                                     # register only
0x00400034 f2: sw $s0,0($s2) # base address
0x00400038 bne $a0,$0,else # PC-relative
0x0040003c j f1 # pseudo-direct
                                                                     # base addressing
                                                                     # pseudo-direct
0x00400040 else: addi $a0, $a0, -1
                                                                     # immediate
0 \times 00400044
                              j
                                      f2
                                                                     # pseudo-direct
```

```
(a)
                              # move stack pointer
set_array:
           addi $sp,$sp,-52
                 $ra,48($sp)
                               # save return address
            SW
            sw
                 $s0,44($sp)
                              # save $s0
                              # save $s1
                 $s1,40($sp)
            SW
            add $s0,$0,$0
                               \# i = 0
            addi $s1,$0,10
                               # max iterations = 10
    loop: add $a1,$s0,$0
                               # pass i as parameter
            jal compare
                               # call compare(num, i)
                 $t1,$s0,2
            sll
                               # $t1 = i*4
                               # $t2 = address of array[i]
            add $t2,$sp,$t1
                 $v0,0($t2)
                               # array[i] = compare(num, i);
            SW
            addi $s0,$s0,1
                               # i++
           bne $s0,$s1,loop # if i<10, goto loop
            lw
                 $s1,40($sp)
                               # restore $s1
            lw
                 $s0,44($sp)
                               # restore $s0
            ٦w
                 $ra,48($sp)
                              # restore return address
            addi $sp,$sp,52
                               # restore stack pointer
            jr
                 $ra
                               # return to point of call
 compare: addi $sp,$sp,-4
                               # move stack pointer
            SW
                 $ra,0($sp)
                               # save return address on the stack
                               # input parameters already in $a0,$a1
            jal subtract
            slt $v0,$v0,$0
                               \# v0=1 \text{ if } sub(a,b) < 0 \text{ (return 0)}
            slti $v0,$v0,1
                               # $v0=1 \text{ if } sub(a,b)>=0, else $v0 = 0
            7 1
                 $ra,0($sp)
                               # restore return address
            addi $sp,$sp,4
                               # restore stack pointer
                               # return to point of call
subtract: sub $v0,$a0,$a1 # return a-b
                               # return to point of call
            jr
                 $ra
```




(c) If \$ra were never stored on the stack, the compare function would return to the instruction after the call to subtract (slt \$v0,\$v0,\$0) instead of returning to the set_array function. The program would enter an infinite loop in the compare function between jr \$ra and slt \$v0, \$v0, \$v0, \$0. It would increment the stack during that loop until the stack space was exceeded and the program would likely crash.

Exercise 6.28

(a)
MIPS assembly code
0x400100 f: addi \$sp, \$sp, -16 # decrement stack

```
0 \times 400104
                      $a0, 0xc($sp)
                                     # save registers on stack
                SW
0x400108
                      $a1, 0x8($sp)
                sw
0x40010C
                sw
                      $ra, 0x4($sp)
0x400110
                SW
                      $s0, 0x0($sp)
0x400114
                addi $s0, $a1, 2
                                       #b = k + 2
0x400118
                bne
                     $a0, $0, else
                                       # if (n!=0) do else block
                addi $s0, $0, 10
0x40011C
                                       \# b = 10
0x400120
                j
                      done
0x400124 else:
                addi $a0, $a0, -1
                                       # update arguments
0 \times 400128
                addi $a1, $a1, 1
0x40012C
                jal f
                                       # call f()
0x400130
                lw
                      $a0, 0xc($sp)
                                       # restore arguments
0x400134
                     $a1, 0x8($sp)
                lw
0x400138
                mult $a0, $a0
                                       \# \{[hi],[lo]\} = n*n
0x40013C
                mflo $t0
                                       # $t0 = lo (assuming 32-bit result)
                                       \# b = b + n*n
0x400140
                add $s0, $s0, $t0
                                       \# b = b + n*n + f(n-1,k+1)
0x400144
                add $s0, $s0, $v0
0x400148 done:
                mult $s0, $a1
                                       \# \{[hi],[lo]\} = b * k
                mflo $v0
                                       # $v0 = lo (assuming 32-bit result)
0x40014C
0x400150
                lw
                      $ra, 0x4($sp)
                                       # restore registers
0x400154
                lw
                      $s0, 0x0($sp)
0x400158
                addi $sp, $sp, 16
                                       # restore stack pointer
0x40015C
                jr
                      Śra
                                       # return
```

6.28 (b) The stack (i) after the last recursive call, and (ii) after return. The final value of \$v0 is 1400.



224

SOLUTIONS

chapter 6

Exercise 6.29

Instructions (32 K - 1) words before the branch to instructions 32 K words after the branch instruction.

Exercise 6.30

(a) In the worst case, a jump instruction can only jump one instruction forward. For example, the following code is impossible. The jump instruction (jloop) below can only jump forward to 0x0FFFFFFC (at most).

(b) In the best case, a jump instruction can jump forward 2^{26} instructions. For example,

```
      0x0ffffffC
      j
      loop

      0x1000000
      ...
      ...

      0x1fffffff
      loop:
      ...
```

(c)

In the worst case, a jump instruction cannot jump backward. For example, the following code is impossible. Because the jump instruction appends the four most significant bits of PC + 4, this jump instruction cannot even jump to itself, let alone further backwards.

(d) In the best case, a jump instruction can jump backward at most 2^{26} - 2 instructions. For example,

```
0x10000000 loop: ...
...
0x1FFFFFF8 j loop
```

Exercise 6.31

It is advantageous to have a large address field in the machine format for jump instructions to increase the range of instruction addresses to which the instruction can jump.

Exercise 6.32

```
0x00400000 j Loop1
...
0x0FFFFFC Loop1: j Loop2
...
0x10400000 Loop2: ...

Another option:

0x00400000 lui $t1, 0x1040
0x00400004 jr $t1
```

```
# high-level code
void little2big(int[] array)
 int i;
 for (i = 0; i < 10; i = i + 1)
   array[i] = ((array[i] << 24)
                ((array[i] & 0xFF00) << 8)
                ((array[i] & 0xFF0000) >> 8)
               ((array[i] >> 24) & 0xFF));
# MIPS assembly code
# $a0 = base address of array
little2big:
           addi $t5, $0, 10 # $t5 = i = 10 (loop counter)
      loop: 1b
                $t0, 0($a0)
                             # $t0 = array[i] byte 0
                             # $t1 = array[i] byte 1
           1b
                $t1, 1($a0)
                $t2, 2($a0) # $t2 = array[i] byte 2
           1b
                $t3, 3($a0) # $t3 = array[i] byte 3
                $t3, O($a0) # array[i] byte 0 = previous byte 3
           sb
                $t2, 1($a0) # array[i] byte 1 = previous byte 2
           sb
                $t1, 2($a0) # array[i] byte 2 = previous byte 1
                $t0, 3($a0) # array[i] byte 3 = previous byte 0
           addi $a0, $a0, 4 # increment index into array
           addi $t5, $t5, -1 # decrement loop counter
           beq $t5, $0, done
           j
                loop
      done: jr
                $ra
```

Exercise 6.34

```
(a)
void concat(char[] string1, char[] string2, char[] stringconcat)
 int i, j;
 i = 0;
 j = 0;
 while (string1[i] != 0) {
   stringconcat[i] = string1[i];
   i = i + 1;
 while (string2[j] != 0) {
   stringconcat[i] = string2[j];
   i = i + 1;
   j = j + 1;
 stringconcat[i] = 0; // append null at end of string
    (b)
           lb $t0, 0($a0)
                                   # $t0 = string1[i]
            beq $t0, $0, string2 # if end of string1, go to string2
                  $t0, 0($a2)
                               # stringconcat[i] = string1[i]
             addi $a0, $a0, 1
                                   # increment index into string1
             addi $a2, $a2, 1
                                   # increment index into stringconcat
                                   # loop back
                 concat
    string2: lb
                $t0, 0($a1)
                                   # $t0 = string2[j]
            beq $t0, $0, done
                                   # if end of string2, return
                  $t0, 0($a2)
                                   # stringconcat[j] = string2[j]
             addi $a1, $a1, 1
                                  # increment index into string2
             addi $a2, $a2, 1
                                   # increment index into stringconcat
             j
                  string2
                 $0, 0($a2)
                                   # append null to end of string
    done:
             sb
             ir
                  $ra
```

```
# define the masks in the global data segment
mmask:
      .word 0x007FFFFF
emask: .word 0x7F800000
       .word 0x00800000
obit:
       .word 0x01000000
        .text
flpadd: lw $t4,mmask
                               # load mantissa mask
        and $t0,$s0,$t4
                               # extract mantissa from $s0 (a)
                               # extract mantissa from $s1 (b)
        and $t1,$s1,$t4
        lw $t4,ibit
                               # load implicit leading 1
        or $t0,$t0,$t4
                               # add the implicit leading 1 to mantissa
        or $t1,$t1,$t4
                               # add the implicit leading 1 to mantissa
        lw $t4,emask
                               # load exponent mask
        and $t2,$s0,$t4
                               # extract exponent from $s0 (a)
        srl $t2,$t2,23
                               # shift exponent right
        and $t3,$s1,$t4
                               # extract exponent from $s1 (b)
        srl $t3,$t3,23
                               # shift exponent right
match: beq $t2,$t3,addsig
                               # check whether the exponents match
        bgeu $t2,$t3,shiftb
                               # determine which exponent is larger
```

```
# calculate difference in exponents
shifta: sub $t4,$t3,$t2
        srav $t0,$t0,$t4
                                # shift a by calculated difference
        add $t2,$t2,$t4
                                # update a's exponent
        j addsig
                               # skip to the add
shiftb: sub $t4,$t2,$t3
                               # calculate difference in exponents
        srav $t1,$t1,$t4
                               # shift b by calculated difference
                               # update b's exponent (not necessary)
        add $t3,$t3,$t4
addsig: add $t5,$t0,$t1
                               # add the mantissas
        lw $t4,obit
                                # load mask for bit 24 (overflow bit)
norm:
        and $t4,$t5,$t4
                               # mask bit 24
        beq $t4,$0,done
                               # right shift not needed because bit 24=0
        srl $t5,$t5,1
                               # shift right once by 1 bit
        addi $t2,$t2,1
                                # increment exponent
done:
       lw $t4,mmask
                               # load mask
        and $t5,$t5,$t4
                               # mask mantissa
        sll $t2,$t2,23
                                # shift exponent into place
        lw $t4,emask
                               # load mask
                               # mask exponent
        and $t2,$t2,$t4
        or $v0,$t5,$t2
                                # place mantissa and exponent into $v0
        jr $ra
                                # return to caller
```

Exercise 6.36

(a)					
0×00400000	main:	addi	\$sp,	\$sp,	-4
0×00400004		sw	\$ra,	0(\$sp)
0×00400008		lw	\$a0,	х	
0x0040000C		lw	\$al,	У	
0×00400010		jal	diff		
0×00400014		lw	\$ra,	0(\$sp)
0×00400018		addi	\$sp,	\$sp,	4
0x0040001C		jr	\$ra		
0×00400020	diff:	sub	\$v0,	\$a0,	\$a1
0×00400024		jr	\$ra		

(b)

s y m b o l	a d d r e s s
х	0x10000000
У	0x10000004
main	0x00400000
diff	0x00400020

TABLE 6.1 Symbol table

(c)


Executable file header	Text Size	Data Size
	0x28 (40 bytes)	0x8 (8 bytes)
Text segment	Address	Instruction
	0x00400000	0x23BDFFFC
	0x00400004	0xAFBF0000
	0x00400008	0x8F848000
	0x0040000C	0x8F858004
	0x00400010	0x0C100008
	0x00400014	0x8FBF0000
	0x00400018	0x23BD0004
	0x0040001C	0x03E00008
	0x00400020	0x00851022
	0x00400024	0x03E00008
Data segment	Address	Data
	0x10000000	х
	0x10000004	У

addi \$sp, \$sp, -4
sw \$ra, 0(\$sp)
lw \$a0, 0x8000(\$gp)
lw \$a1, 0x8004(\$gp)
jal diff
lw \$ra, 0(\$sp)
addi \$sp, \$sp, 4
jr \$ra
sub \$v0, \$a0, \$a1
jr \$ra

(d)

The data segment is 8 bytes and the text segment is 40 (0x28) bytes.

(e)



```
(a)
0x00400000 main:
                      addi $sp, $sp, -4
0x00400004
                      sw $ra, 0($sp)
0 \times 00400008
                      addi $t0, $0, 15
0x0040000C
                      sw $t0, 0x8000($gp)
0x00400010
                      addi $a1, $0, 27
0 \times 00400014
                      sw
                           $a1, 0x8004($gp)
                           $a0, 0x8000($gp)
0x00400018
                      lw
0x0040001C
                      jal greater
0 \times 00400020
                      lw
                           $ra, 0($sp)
0 \times 00400024
                      addi $sp, $sp, 4
0x00400028
                      jr
                           $ra
0x0040002C greater: slt $v0, $a1, $a0
0x00400030
                      jr
                           $ra
```

(b)

s y m b o l	a d d r e s s
а	0x10000000
b	0x10000004
main	0x00400000
greater	0x0040002C

TABLE 6.2 Symbol table


(c)

Executable file header	Text Size	Data Size
	0x34 (52 bytes)	0x8 (8 bytes)
Text segment	Address	Instruction
	0x00400000	0x23BDFFFC
	0x00400004	0xAFBF0000
	0x00400008	0x2008000F
	0x0040000C	0xAF888000
	0x00400010	0x2005001B
	0x00400014	0xAF858004
	0x00400018	0x8F848000
	0x0040001C	0x0C10000B
	0x00400020	0x8FBF0000
	0x00400024	0x23BD0004
	0x00400028	0x03E00008
	0x0040002C	0x00A4102A
	0x00400030	0x03E00008
Data segment	Address	Data
	0x10000000	a
	0x10000004	b

addi \$sp, \$sp, -4
sw \$ra, 0(\$sp)
addi \$t0, \$0, 15
sw \$t0, 0x8000(\$gp)
addi \$a1, \$0, 27
sw \$a1, 0x8004(\$gp)
lw \$a0, 0x8000(\$gp)
ja1 greater
lw \$ra, 0(\$sp)
addi \$sp, \$sp, 4
jr \$ra
slt \$v0, \$a1, \$a0
jr \$ra

(d) The data segment is 8 bytes and the text segment is 52 (0x34) bytes.

(e)



```
(a)
# note: this is not actually a pseudo instruction supplied by MIPS
# but the functionality can be implemented as shown below
addi $t0, $2, imm31:0

lui $at, imm31:16

ori $at, $at, imm15:0
add $t0, $2, $at

(b)
lw $t5, imm31:0($s0)
```

```
lui $at, imm31:16
ori $at, $at, imm15:0
add $at, $at, $s0
lw $t5, 0($at)

(c)
rol $t0, $t1, 5

srl $at, $t1, 27
sll $t0, $t1, 5
or $t0, $t0, $at

(d)
ror $s4, $t6, 31
sll $at, $t6, 1
srl $s4, $t6, 31
or $s4, $s4, $at
```

Exercise 6.39

```
(a)
beq $t1, imm31:0, L
lui $at, imm31:16
ori $at, $at, imm15:0
beq $t1, $at, L
(b)
ble $t3, $t5, L
slt $at, $t5, $t3
beq $at, $0, L
(c)
bgt $t3, $t5, L
slt $at, $t5, $t3
bne $at, $0, L
(d)
bge $t3, $t5, L
slt $at, $t3, $t5
beq $at, $0, L
```

Question 6.1

```
xor \$t0, \$t0, \$t1 # \$t0 = \$t0 XOR \$t1 xor \$t1, \$t0, \$t1 # \$t1 = original value of \$t0 xor \$t0, \$t0, \$t1 # \$t0 = original value of \$t1
```

233

Question 6.2

High-Level Code

```
// algorithm for finding subset of array with
// largest sum
\max = -2,147,483,648; // -2^31
start = 0;
end = 0;
for (i=0; i<length; i=i+1) {
  sum = 0;
  for (j=i; j<length; j=j+1) {</pre>
   sum = sum + array[j];
    if (sum > max) {
      max = sum;
      start = i;
      end = j;
 }
count = 0;
for ( i = start; i <= end; i=i+1) {
  array2[count] = array[i];
  count = count + 1;
```

MIPS Assembly Code

```
# $a0 = base address of array, $a1 = length of array
# $t0 = max, $t1 = start, $t2 = end
\# $t3 = i, $t4 = j, $t5 = sum
       li
            $t0, 0x80000000 # $t0 = large neg #
       addi $t1, $0, 0
                             # start = 0
       addi $t2, $0, 0
                             \# end = 0
       addi $t3, $0, -4
                            \# i = -4
       sll $a1, $a1, 2
                            # length = length*4
loop1: addi $t3, $t3, 4
                             \# i = i+4
       slt $t6, $t3, $a1
                             # i<length?
       beq $t6, $0, finish # branch if not
       addi $t5, $0, 0
                             # reset sum
       addi $t4, $t3, -4
                             # j = i-4
loop2:
       addi $t4, $t4, 4
                             # j = j+4
       slt $t6, $t4, $a1
                             # j<length?
       beq $t6, $0, loop1
                            # branch if not
       add $t6, $a0, $t4
                             # $t6 = &array[j]
            $t6, 0($t6)
                             # $t6 = array[j]
       Tw7
       add
            $t5, $t5, $t6
                            \# sum = sum + $t6
       slt
            $t6, $t0, $t5
                             # max < sum?
       beq
            $t6, $0, loop2
                            # branch if not
                             # max = sum
       add $t0, $t5, $0
       add $t1, $t3, $0
                             # start = i
       add $t2, $t4, $0
                             \# end = j
            loop2
        i
finish: addi $t3, $t1, -4
                             \# i = start - 4
loop3: add $t3, $t3, 4
                             \# i = i + 4
       slt $t6, $t2, $t3
                            # end < i?
       bne $t6, $0, return # if yes, return
       add $t6, $t3, $a0
                            # $t6 = &array[i]
            $t6, 0($t6)
                             # $t6 = array[i]
       sw $t6, 0($a2)
                          # array2[count] = array[i]
       add $a2, $a2, 4
                             # increment count
       i
            loop3
return: jr
            $ra
```

234

SOLUTIONS

chapter 6

High-Level Code

```
// high-level algorithm
void reversewords(char[] array) {
 int i, j, length;
  // find length of string
 for (i = 0; array[i] != 0; i = i + 1);
 length = i;
 // reverse characters in string
 reverse(array, length-1, 0);
// reverse words in string
 i = 0; j = 0;
 // check for spaces
 while (i <= length) {
   if ((i != length) && (array[i] != 0x20))
     i = i + 1;
    else {
     reverse(array, i-1, j);
     i = i + 1; // j and i at start of next word
      j = i;
 }
void reverse(char[] array, int i, int j)
 char tmp;
 while (i > j) {
   tmp = array[i];
   array[i] = array[j];
   array[j] = tmp;
   i = i-1;
    j = j+1;
}
```

MIPS Assembly Code

```
# $s2 = i, $s3 = j, $s1 = length
reversewords:
        addi $sp, $sp, -16
                             # make room on stack
             $ra, 12($sp)
                             # store regs on stack
             $s1, 8($sp)
        SW
        SW
             $s2, 4($sp)
             $s3, 0($sp)
        addi $s2, $0, 0
                            \# i = 0
length: add $t4, $a0, $s2
                            # $t4 = &array[i]
                            # $t3 = array[i]
        lb $t3, 0($t4)
        beq $t3, $0, done
                            # end of string?
        addi $s2, $s2, 1
                            # i++
             length
done:
        addi $s1, $s2, 0
                            # length = i
        addi $a1, $s1, -1
                            # $a1 = length - 1
        addi $a2, $0, 0
                            \# $a2 = 0
        jal reverse
                            # call reverse
        addi $s2, $0, 0
                            \# i = 0
        addi $s3, $0, 0
                            # j = 0
        addi $t5, $0, 0x20
                            # $t5 = "space"
word:
        slt $t4, $s1, $s2
                            # $t4 = 1 if length<i
        bne $t4, $0, return # return if length<i
        beq $s2, $s1, else # if i==length, else
        add $t4, $a0, $s2
                            # $t4 = &array[i]
                            # $t4 = array[i]
        lb
             $t4, 0($t4)
        beq $t4, $t5, else # if $t4==0x20, else
        addi $s2, $s2, 1
                            \# i = i + 1
             word
        addi $a1, $s2, -1
                            \# $a1 = i - 1
else:
                            \# a2 = j
        addi $a2, $s3, 0
        jal reverse
                            \# i = i + 1
        addi $s2, $s2, 1
        addi $s3, $s2, 0
                            # j = i
        j
             word
             $ra, 12($sp)
return: lw
                             # restore regs
        lw
             $s1, 8($sp)
             $s2, 4($sp)
        ٦w
             $s3, 0($sp)
        lw
        addi $sp, $sp, 16
                             # restore $sp
        jr
             $ra
                             # return
reverse:
        slt $t0, $a2, $a1
                              # $t0 = 1 if j < i
                            # if j < i, return
            $t0, $0, exit
        bea
        add $t1, $a0, $a1
                              # $t1 = &array[i]
             $t2, 0($t1)
                              # $t2 = array[i]
        add $t3, $a0, $a2
                              # $t3 = &array[j]
        1b
             $t4, 0($t3)
                              # $t4 = array[j]
             $t4, 0($t1)
                              # array[i] =array[j]
        sb
                             # array[j] =array[i]
        sb
             $t2, 0($t3)
        addi $a1, $a1, -1
                             \# i = i-1
        addi $a2, $a2, 1
                             # j = j+1
             reverse
exit:
        jr $ra
```

Question 6.4

High-Level Code

```
int count = 0;
while (num != 0) {
  if (num & 0x1) // if lsb is 1
    count = count + 1;

num = num >> 1;
}
```

MIPS Assembly Code

```
# $a0 = num, $v0 = count
    add $v0, $0, $0  # count = 0

count: beq $a0, $0, done  # if num == 0, done
    andi $t0, $a0, 0x1  # $t0 = num AND 0x1
    beq $t0, $0, shift  # if 0, only shift
    addi $v0, $v0, 1  # count = count + 1

shift: srl $a0, $a0, 1  # num = num >> 1
    j count
```

done:

Question 6.5

High-Level Code

MIPS Assembly Code

```
# $t3 = num
addi $a0, $t3, 0
                      # set up args
addi $a1, $0, 1
li $a2, 0x55555555
jal swap
                      # swap bits
addi $a0, $v0, 0
                      # num = return value
addi $a1, $0, 2
                      # set up args
li
    $a2, 0x33333333
jal swap
                      # swap pairs
addi $a0, $v0, 0
                      # num = return value
addi $a1, $0, 4
                      # set up args
li $a2, 0x0F0F0F0F
jal swap
                      # swap nibbles
addi $a0, $v0, 0
                      # num = return value
addi $a1, $0, 8
                      # set up args
li $a2, 0x00FF00FF
jal swap
                      # swap bytes
addi $a0, $v0, 0
                      # num = return value
addi $a1, $0, 16
                      # set up args
li $a2, 0xFFFFFFF
jal swap
                      # swap halves
addi $t3, $v0, 0
                      # num = return value
done: j done
swap:
 srlv $v0, $a0, $a1 # $v0 = num >> shamt
 and $v0, $v0, $a2 # $v0 = $v0 & mask
 and $t0, $a0, $a2 # $t0 = num & mask
  sllv $t0, $t0, $a1 # $t0 = $t0 << shamt
     $v0, $v0, $t0 # $v0 = $v0 | $t0
 or
      $ra
                      # return
```

Question 6.6

nooverflow:

```
addu $t4, $t2, $t3

xor $t5, $t2, $t3  # compare sign bits

srl $t5, $t5, $1  # $t5 = 1 if sign bits different

bne $t5, $0, nooverflow

xor $t5, $t4, $t3  # compare with result sign bit

srl $t5, $t5, 31  # $t5 = 0 if sign bits same

beq $t5, $0, nooverflow

overflow:
```

237

Question 6.7

High-Level Code

```
bool palindrome(char* array) {
  int i, j; // array indices
  // find length of string
  for (j = 0; array[j] != 0; j=j+1);

  j = j-1; // j is index of last char
  i = 0;
  while (j > i) {
    if (array[i] != array[j])
      return false;
    j = j-1;
    i = i+1;
  }

  return true;
}
```

MIPS Assembly Code

```
# $t0 = j, $t1 = i, $a0 = base address of string
palindrome:
        addi $t0, $0, 0
                             \# j = 0
length: add $t2, $a0, $t0
                            # $t2 = &array[j]
            $t2, 0($t2)
                            # $t2 = array[j]
        beq $t2, $0, done
                            # end of string?
        addi $t0, $t0, 1
                             \# j = j+1
           length
        j
done:
        addi $t0, $t0, -1
                             # j = j-1
                              \# i = 0
        addi $t1, $0, 0
loop:
        slt $t2, $t1, $t0
                              # $t2 = 1 if i < j
                              \# if !(i < j) return
        beq $t2, $0, yes
        add $t2, $a0, $t1
                              # $t2 = &array[i]
        lb $t2, 0($t2)
                              # $t2 = array[i]
        add $t3, $a0, $t0
                              # $t3 = &array[j]
        lb $t3, 0($t3)
                              # $t3 = array[j]
        bne $t2, $t3, no
                              # is palindrome?
        addi $t0, $t0, -1
                              # j = j-1
        addi $t1, $t1, 1
                              \# i = i+1
        j
            loop
yes:
        # yes a palindrome
        addi $v0, $0, 1
        j yes
        jr $ra
no:
        # not a palindrome
        addi $v0, $0, 0
        j no
        jr $ra
```

233

CHAPTER 7

Exercise 7.1

- (a) R-type, lw, addi
- (b) R-type
- (c) sw

- (a) sw, beq, j
- (b) lw, sw, beq, addi
- (c) R-type, lw, beq, addi, j

Exercise 7.3

(a) sll

First, we modify the ALU.




FIGURE 7.1 Modified ALU to support s11

ALUControl _{3:0}	Function
0000	A AND B
0001	A OR B
0010	A + B
0011	not used
1000	A AND \overline{B}
1001	A OR \overline{B}
1010	A - B
1011	SLT
0100	SLL

TABLE 7.1 Modified ALU operations to support \$11

ALUOp	Funct	ALUControl
00	X	0010 (add)
X1	X	1010 (subtract)
1X	100000 (add)	0010 (add)
1X	100010 (sub)	1010 (subtract)
1X	100100 (and)	0000 (and)
1X	100101 (or)	0001 (or)
1X	101010(slt)	1011 (set less than)
1X	000000(sll)	0100 (shift left logical)

TABLE 7.2 ALU decoder truth table

Then we modify the datapath.




FIGURE 7.2 Modified single-cycle MIPS processor extended to run sll

7.3 (b)lui

Note: the 5-bit rs field of the lui instruction is 0.

Instruction	opcode	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemtoReg	ALUOp
R-type	000000	1	1	00	0	0	0	10
lw	100011	1	0	01	0	0	1	00
sw	101011	0	X	01	0	1	X	00
beq	000100	0	X	00	1	0	X	01
lui	001111	1	0	10	0	0	0	00

TABLE 7.3 Main decoder truth table enhanced to support lui




FIGURE 7.3 Modified single-cycle datapath to support lui

7.3(c)slti

The datapath doesn't change. Only the controller changes, as shown in Table 7.4 and Table 7.5.

ALUOp	Funct	ALUControl
00	X	010 (add)
01	X	110 (subtract)
10	100000 (add)	010 (add)
10	100010 (sub)	110 (subtract)
10	100100 (and)	000 (and)
10	100101 (or)	001 (or)
10	101010(slt)	111 (set less than)
11	X	111 (set less than)


TABLE 7.4 ALU decoder truth table

Instruction	opcode	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemtoReg	ALUOp
R-type	000000	1	1	0	0	0	0	10
lw	100011	1	0	1	0	0	1	00
sw	101011	0	X	1	0	1	X	00
beq	000100	0	X	0	1	0	X	01
slti	001010	1	0	1	0	0	0	11


TABLE 7.5 Main decoder truth table enhanced to support slti

7.3 (d) blez

First, we modify the ALU



Then, we modify the datapath



.

Instruction	opcode	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemtoReg	ALUOp	BLEZ
R-type	000000	1	1	0	0	0	0	10	0
lw	100011	1	0	1	0	0	1	00	0
sw	101011	0	X	1	0	1	X	00	0
beq	000100	0	X	0	1	0	X	01	0
blez	000110	0	X	0	0	0	X	01	1


TABLE 7.6 Main decoder truth table enhanced to support blez

240

SOLUTIONS

chapter 7

(a) jal



Instruction	opcode	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemtoReg	ALUOp	Jump	Jal
R-type	000000	1	01	0	0	0	0	10	0	0
lw	100011	1	00	1	0	0	1	00	0	0
sw	101011	0	XX	1	0	1	X	00	0	0
beq	000100	0	XX	0	1	0	X	01	0	0
addi	001000	1	00	1	0	0	0	00	0	0
j	000010	0	XX	X	X	0	X	XX	1	0
jal	000011	1	10	X	X	0	X	XX	1	1

TABLE 7.7 Main decoder truth table enhanced to support jal

7.4 (b) 1h




FIGURE 7.4 Modified single-cycle datapath to support 1h

•	

Instruction	opcode	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemtoReg	ALUOp	LH
R-type	000000	1	01	0	0	0	0	10	0
lw	100011	1	00	1	0	0	1	00	0
sw	101011	0	XX	1	0	1	X	00	0
beq	000100	0	XX	0	1	0	X	01	0
1h	100001	1	00	1	0	0	1	00	1

TABLE 7.8 Main decoder truth table enhanced to support 1h




FIGURE 7.5 Modified single-cycle datapath to support jr

.

Instruction	opcode	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemtoReg	ALUOp
R-type	000000	1	01	0	0	0	0	10
lw	100011	1	00	1	0	0	1	00
sw	101011	0	XX	1	0	1	X	00
beq	000100	0	XX	0	1	0	X	01

TABLE 7.9 Main decoder truth table enhanced to support jr - no changes

ALUOp	Funct	ALUControl	JR
00	X	010 (add)	0
01	X	110 (subtract)	0
10	100000 (add)	010 (add)	0

TABLE 7.10 ALU decoder truth table

ALUOp	Funct	ALUControl	JR
10	100010 (sub)	110 (subtract)	0
10	100100 (and)	000 (and)	0
10	100101 (or)	001 (or)	0
10	101010(slt)	111 (set less than)	0
10	001000 (jr)	XXX	1

TABLE 7.10 ALU decoder truth table

7.4 (d) srl 6First we modify the ALU




FIGURE 7.6 Modified ALU to support srl

.


ALUControl _{3:0}	Function
0000	A AND B
0001	A OR B
0010	A + B
0011	not used
1000	A AND \overline{B}
1001	A OR \overline{B}
1010	A - B
1011	SLT
0100	SRL

FIGURE 7.7 Modified ALU operations to support srl

ALUOp	Funct	ALUControl		
00	X	0010 (add)		
X1	X	1010 (subtract)		
1X	100000 (add)	0010 (add)		
1X	100010 (sub)	1010 (subtract)		
1X	100100 (and)	0000 (and)		
1X	100101 (or)	0001 (or)		
1X	101010(slt)	1011 (set less than)		
1X	000010 (srl)	0100 (shift right logical variable)		

TABLE 7.11 ALU decoder truth table

FIGURE 7.8 Modified single-cycle datapath to support srl



Exercise 7.5

It is not possible to implement this instruction without either modifying the register file (adding another write port) or making the instruction take two cycles to execute.

We modify the register file and datapath as shown in Figure 7.9.





FIGURE 7.9 Modified datapath

Instruction	opcode	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemtoReg	ALUOp	Lwinc
R-type	000000	1	1	0	0	0	0	10	0
lw	100011	1	0	1	0	0	1	00	0
sw	101011	0	X	1	0	1	X	00	0
beq	000100	0	X	0	1	0	X	01	0
lwinc		1	0	1	0	0	1	00	1

TABLE 7.12 Main decoder truth table enhanced to support lwinc

Exercise 7.6



Instruction	opcode	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemtoReg	ALUOp
R-type	000000	1	1	0	0	0	00	10
lw	100011	1	0	1	0	0	01	00

TABLE 7.13 Main decoder truth table enhanced to support add.s, sub.s, and mult.s

Instruction	opcode	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemtoReg	ALUOp
sw	101011	0	X	1	0	1	XX	00
beq	000100	0	X	0	1	0	XX	01
f-type	010001	0	X	X	0	0	XX	XX

TABLE 7.13 Main decoder truth table enhanced to support add.s, sub.s, and mult.s

Instruction	opcode	FlPtRegWrite
f-type	010001	1
others		0

TABLE 7.14 Floating point main decoder truth table enhanced to support add.s, sub.s, and mult.s

Funct	Mult	AddOrSub
000000 (add)	0	1
000001 (sub)	0	0
000010 (mult)	1	X

TABLE 7.15 Adder/subtractor decoder truth table

Exercise 7.7

Before the enhancement (see Equation 7.3, page 380 in the text, also Errata):

$$T_c = t_{pcq_PC} + 2t_{mem} + t_{RFread} + t_{mux} + t_{ALU} + t_{RFsetup}$$

= 30 + 2(250) + 150 + 25 + 200 + 20 = **925ps**

The unit that your friend could speed up that would make the largest reduction in cycle time would be the memory unit. So tmem_new = 125ps, and the new cycle time is:

$$T_c = 675 \text{ ps}$$

Exercise 7.8

```
From Equation 7.3, page 380 in the text (see Errata): T_c = t_{pcq\_PC} + 2t_{mem} + t_{RFread} + t_{mux} + t_{ALU} + t_{RFsetup} = 30 + 2(250) + 150 + 25 + 180 + 20 = 905ps
```

It would take **90.5 seconds** to execute 100 billion instructions.

Exercise 7.9

- (a) 1w
- (b) beq
- (c) beq, j

Exercise 7.10

- (a) R-type, addi
- (b) lw, sw, addi, R-type
- (c) all instructions

Exercise 7.11

SystemVerilog

```
module top(input logic
                               clk, reset,
          output logic [31:0] writedata, dataadr,
          output logic
                               memwrite);
  logic [31:0] pc, instr, readdata;
  // instantiate processor and memories
  mips mips(clk, reset, pc, instr, memwrite, dataadr,
            writedata, readdata);
  imem imem(pc[7:2], instr);
  dmem dmem(clk, memwrite, dataadr, writedata, readdata);
endmodule
module dmem(input logic
                                clk, we,
            input logic [31:0] a, wd,
            output logic [31:0] rd);
 logic [31:0] RAM[63:0];
```

```
assign rd = RAM[a[31:2]]; // word aligned
  always_ff @(posedge clk)
   if (we) RAM[a[31:2]] \le wd;
endmodule
module imem(input logic [5:0] a,
            output logic [31:0] rd);
 logic [31:0] RAM[63:0];
  initial
     $readmemh("memfile.dat",RAM);
  assign rd = RAM[a]; // word aligned
endmodule
module mipssingle(input logic
                                     clk, reset,
                  output logic [31:0] pc,
                  input logic [31:0] instr,
                 output logic
                                     memwrite,
                  output logic [31:0] aluresult,
                                     writedata,
                  input logic [31:0] readdata);
  logic
              memtoreg;
  logic [1:0] alusrc; // LUI
  logic
              regdst;
  logic
              regwrite, jump, pcsrc, zero;
  logic [3:0] alucontrol; // SLL
  logic
              ltez; // BLEZ
  controller c(instr[31:26], instr[5:0], zero,
              memtoreg, memwrite, pcsrc,
              alusrc, regdst, regwrite, jump,
              alucontrol,
              ltez); // BLEZ
  datapath dp(clk, reset, memtoreg, pcsrc,
             alusrc, regdst, regwrite, jump,
             alucontrol,
             zero, pc, instr,
             aluresult, writedata, readdata,
             ltez); // BLEZ
endmodule
module controller(input logic [5:0] op, funct,
                  input logic
                                    zero,
                  output logic
                                    memtoreg, memwrite,
                  output logic
                                    pcsrc,
```

// LUI

// BLEZ

```
output logic [3:0] alucontrol, // SLL
                 input logic
                                   ltez);
  logic [1:0] aluop;
  logic
             branch;
             blez; // BLEZ
  logic
  maindec md(op, memtoreg, memwrite, branch,
            alusrc, regdst, regwrite, jump,
            aluop, blez); // BLEZ
  aludec ad(funct, aluop, alucontrol);
  // BLEZ
  assign pcsrc = (branch & zero) | (blez & ltez);
endmodule
module maindec(input logic [5:0] op,
              output logic
                                 memtoreg, memwrite,
              output logic
                                branch,
              output logic [1:0] alusrc, // LUI
              output logic
                               regdst,
              output logic
                                 regwrite,
              output logic
                                 jump,
              output logic [1:0] aluop,
              output logic
                                 blez);
                                         // BLEZ
  // increase control width for LUI, BLEZ
  logic [10:0] controls;
  assign {regwrite, regdst, alusrc, branch, memwrite,
         memtoreg, aluop, jump, blez} = controls;
  always_comb
   case(op)
      6'b000000: controls = 11'b11000001000; //Rtype
      6'b100011: controls = 11'b10010010000; //LW
      6'b101011: controls = 11'b00010100000; //SW
      6'b000100: controls = 11'b00001000100; //BEO
      6'b001000: controls = 11'b10010000000; //ADDI
      6'b000010: controls = 11'b00000000010; //J
      6'b001010: controls = 11'b10010001100; //SLTI
      6'b001111: controls = 11'b10100000000; //LUI
      6'b000110: controls = 11'b0000000101; //BLEZ
      default: controls = 11'bxxxxxxxxxx; //???
    endcase
endmodule
module aludec(input logic [5:0] funct,
```

output logic [1:0] alusrc,

regdst,

regwrite,

jump,

output logic

output logic

output logic

```
input logic [1:0] aluop,
             output logic [3:0] alucontrol);
                 // increase to 4 bits for SLL
  always_comb
   case(aluop)
     2'b00: alucontrol = 4'b0010; // add
     2'b01: alucontrol = 4'b1010; // sub
     2'b11: alucontrol = 4'b1011; // slt
     default: case(funct)
                                   // RTYPE
          6'b100000: alucontrol = 4'b0010; // ADD
          6'b100010: alucontrol = 4'b1010; // SUB
          6'b100100: alucontrol = 4'b0000; // AND
          6'b100101: alucontrol = 4'b0001; // OR
          6'b101010: alucontrol = 4'b1011; // SLT
          6'b000000: alucontrol = 4'b0100; // SLL
          default: alucontrol = 4'bxxxx; // ???
        endcase
    endcase
endmodule
module datapath(input logic
                                   clk, reset,
                input logic
                                   memtoreg, pcsrc,
                input logic [1:0] alusrc,
                                              // LUI
                input logic
                                   readst,
                input logic
                                   regwrite, jump,
                input logic [3:0] alucontrol, // SLL
                output logic
                                    zero,
                output logic [31:0] pc,
                input logic [31:0] instr,
                output logic [31:0] aluresult, writedata,
                input logic [31:0] readdata,
                output logic
                                   ltez); // LTEZ
  logic [4:0] writereg;
  logic [31:0] pcnext, pcnextbr, pcplus4, pcbranch;
  logic [31:0] signimm, signimmsh;
  logic [31:0] upperimm; // LUI
  logic [31:0] srca, srcb;
  logic [31:0] result;
  logic [31:0] memdata;
  // next PC logic
  flopr #(32) pcreg(clk, reset, pcnext, pc);
             pcadd1(pc, 32'b100, pcplus4);
  adder
  sl2
             immsh(signimm, signimmsh);
  adder
             pcadd2(pcplus4, signimmsh, pcbranch);
  mux2 #(32) pcbrmux(pcplus4, pcbranch, pcsrc,
                     pcnextbr);
  mux2 #(32) pcmux(pcnextbr, {pcplus4[31:28],
                    instr[25:0], 2'b00},
                    jump, pcnext);
```

253

```
// register file logic
  regfile
              rf(clk, regwrite, instr[25:21],
                 instr[20:16], writereg,
                 writeresult, srca, writedata);
  mux2 #(5)
             wrmux(instr[20:16], instr[15:11],
                    regdst, writereg);
  signext
              se(instr[15:0], signimm);
  upimm
              ui(instr[15:0], upperimm); // LUI
  // ALU logic
  mux3 #(32) srcbmux(writedata, signimm,
                      upperimm, alusrc,
                      srcb);
                                 // LUI
  alu
              alu(srca, srcb, alucontrol,
                  instr[10:6], // SLL
                  aluresult, zero,
                  ltez); // BLEZ
 mux2 #(32) rdmux(aluresult, readdata,
                    memtoreg, result);
endmodule
// upimm module needed for LUI
module upimm(input logic [15:0] a,
             output logic [31:0] y);
  assign y = \{a, 16'b0\};
endmodule
// mux3 needed for LUI
module mux3 #(parameter WIDTH = 8)
             (input logic [WIDTH-1:0] d0, d1, d2,
              input logic [1:0]
              output logic [WIDTH-1:0] y);
  assign #1 y = s[1] ? d2 : (s[0] ? d1 : d0);
endmodule
module alu(input logic [31:0] A, B,
           input logic [3:0] F,
           input logic [4:0] shamt, // SLL
          output logic [31:0] Y,
           output logic
                               Zero,
          output logic
                               ltez); // BLEZ
  logic [31:0] S, Bout;
  assign Bout = F[3] ? ~B : B;
  assign S = A + Bout + F[3]; // SLL
```

```
always_comb
    case (F[2:0])
      3'b000: Y = A \& Bout;
      3'b001: Y = A \mid Bout;
     3 b010: Y = S;
      3'b011: Y = S[31];
      3'b100: Y = (Bout << shamt); // SLL
    endcase
  assign Zero = (Y == 32'b0);
  assign ltez = Zero | S[31]; // BLEZ
endmodule
module regfile(input logic
                                   clk,
               input logic
                                   we3,
               input logic [4:0] ral, ra2, wa3,
               input logic [31:0] wd3,
               output logic [31:0] rd1, rd2);
  logic [31:0] rf[31:0];
  // three ported register file
  // read two ports combinationally
  // write third port on rising edge of clk
  // register 0 hardwired to 0
  always_ff @(posedge clk)
    if (we3) rf[wa3] <= wd3;
  assign rd1 = (ra1 != 0) ? rf[ra1] : 0;
  assign rd2 = (ra2 != 0) ? rf[ra2] : 0;
endmodule
module adder(input logic [31:0] a, b,
             output logic [31:0] y);
  assign y = a + b;
endmodule
module sl2(input logic [31:0] a,
           output logic [31:0] y);
  // shift left by 2
  assign y = \{a[29:0], 2'b00\};
endmodule
module signext(input logic [15:0] a,
               output logic [31:0] y);
  assign y = \{\{16\{a[15]\}\}, a\};
endmodule
```

```
module flopr #(parameter WIDTH = 8)
                 (input logic
                                           clk, reset,
                  input logic [WIDTH-1:0] d,
                  output logic [WIDTH-1:0] q);
     always_ff @(posedge clk, posedge reset)
       if (reset) q \ll 0;
       else
                  q <= d;
   endmodule
   module mux2 #(parameter WIDTH = 8)
                (input logic [WIDTH-1:0] d0, d1,
                 input logic
                 output logic [WIDTH-1:0] y);
     assign y = s ? d1 : d0;
   endmodule
   VHDL
   -- mips.vhd
   library IEEE;
   use
          IEEE.STD_LOGIC_1164.all; use
                                             IEEE.NUMERIC_STD_UN-
SIGNED.all;
   entity testbench is
   end;
   architecture test of testbench is
     component top
       port(clk, reset:
                                 in STD_LOGIC;
          writedata, dataadr: out STD_LOGIC_VECTOR(31 downto 0);
            memwrite:
                                 out STD_LOGIC);
     end component;
     signal writedata, dataadr:
                                   STD_LOGIC_VECTOR(31 downto 0);
     signal clk, reset, memwrite: STD_LOGIC;
   begin
     -- instantiate device to be tested
     dut: top port map(clk, reset, writedata, dataadr, memwrite);
     -- Generate clock with 10 ns period
     process begin
       clk <= '1';
       wait for 5 ns;
       clk <= '0';
       wait for 5 ns;
     end process;
     -- Generate reset for first two clock cycles
```

```
process begin
       reset <= '1';
       wait for 22 ns;
       reset <= '0';
       wait;
     end process;
     -- check that 7 gets written to address 84 at end of program
     process (clk) begin
       if (clk'event and clk = '0' and memwrite = '1') then
         if (to_integer(dataadr) = 84 and to_integer(writedata) =
7) then
           report "NO ERRORS: Simulation succeeded" severity fail-
ure;
         elsif (dataadr /= 80) then
           report "Simulation failed" severity failure;
         end if;
       end if;
     end process;
   end;
   library IEEE;
   use
          IEEE.STD_LOGIC_1164.all; use
                                             IEEE.NUMERIC_STD_UN-
SIGNED.all;
   entity top is -- top-level design for testing
     port(clk, reset:
                                       STD_LOGIC;
          writedata, dataadr: buffer STD_LOGIC_VECTOR(31 downto
0);
          memwrite:
                                buffer STD_LOGIC);
   end;
   architecture test of top is
     component mips
       port(clk, reset:
                          in STD_LOGIC;
                              out STD_LOGIC_VECTOR(31 downto 0);
            pc:
            instr:
                              in STD_LOGIC_VECTOR(31 downto 0);
            memwrite:
                              out STD_LOGIC;
            aluresult:
                             out STD_LOGIC_VECTOR(31 downto 0);
                              out STD_LOGIC_VECTOR(31 downto 0);
            writedata:
                              in STD_LOGIC_VECTOR(31 downto 0));
            readdata:
     end component;
     component imem
       port(a: in STD_LOGIC_VECTOR(5 downto 0);
            rd: out STD_LOGIC_VECTOR(31 downto 0));
     end component;
     component dmem
       port(clk, we: in STD_LOGIC;
            a, wd:
                     in STD_LOGIC_VECTOR(31 downto 0);
            rd:
                      out STD_LOGIC_VECTOR(31 downto 0));
     end component;
     signal pc, instr,
            readdata: STD_LOGIC_VECTOR(31 downto 0);
```

257

```
begin
     -- instantiate processor and memories
     mips1: mips port map(clk, reset, pc, instr, memwrite, dataadr,
                           writedata, readdata);
     imem1: imem port map(pc(7 downto 2), instr);
     dmem1: dmem port map(clk, memwrite, dataadr, writedata, re-
addata);
   end;
   library IEEE;
   use IEEE.STD_LOGIC_1164.all; use STD.TEXTIO.all;
   use IEEE.NUMERIC_STD_UNSIGNED.all;
   entity dmem is -- data memory
     port(clk, we: in STD_LOGIC;
                    in STD_LOGIC_VECTOR(31 downto 0);
           a, wd:
          rd:
                     out STD_LOGIC_VECTOR(31 downto 0));
   end;
   architecture behave of dmem is
   begin
     process is
       type ramtype is array (63 downto 0) of STD_LOGIC_VECTOR(31
downto 0);
       variable mem: ramtype;
     begin
       -- read or write memory
       loop
         if clk'event and clk = '1' then
           if (we = '1') then mem(to_integer(a(7 downto 2))) := wd;
              end if;
          end if;
         rd <= mem(to_integer(a(7 downto 2)));
         wait on clk, a;
        end loop;
     end process;
   end;
   library IEEE;
   use IEEE.STD_LOGIC_1164.all; use STD.TEXTIO.all;
   use IEEE.NUMERIC_STD_UNSIGNED.all;
   entity imem is -- instruction memory
     port(a: in STD_LOGIC_VECTOR(5 downto 0);
          rd: out STD_LOGIC_VECTOR(31 downto 0));
   end;
   architecture behave of imem is
   begin
     process is
       file mem_file: TEXT;
       variable L: line;
```

```
variable ch: character;
       variable i, index, result: integer;
       type ramtype is array (63 downto 0) of STD_LOGIC_VECTOR(31
downto 0);
       variable mem: ramtype;
     begin
       -- initialize memory from file
       for i in 0 to 63 loop -- set all contents low
         mem(i) := (others => '0');
       end loop;
       index := 0;
           FILE_OPEN(mem_file, "C:/docs/DDCA2e/hdl/memfile.dat",
READ_MODE);
       while not endfile(mem_file) loop
         readline(mem_file, L);
         result := 0;
         for i in 1 to 8 loop
           read(L, ch);
           if '0' <= ch and ch <= '9' then
               result := character'pos(ch) - character'pos('0');
           elsif 'a' <= ch and ch <= 'f' then
              result := character'pos(ch) - character'pos('a')+10;
           else report "Format error on line " & integer'image(in-
dex)
                 severity error;
           end if:
             mem(index)(35-i*4 downto 32-i*4) :=to_std_logic_vec-
tor(result,4);
         end loop;
         index := index + 1;
       end loop;
       -- read memory
       loop
         rd <= mem(to_integer(a));</pre>
         wait on a;
       end loop;
     end process;
   end;
   library IEEE; use IEEE.STD_LOGIC_1164.all;
   entity mips is -- single cycle MIPS processor
     port(clk, reset:
                            in STD_LOGIC;
          pc:
                             out STD_LOGIC_VECTOR(31 downto 0);
          instr:
                             in STD_LOGIC_VECTOR(31 downto 0);
          memwrite:
                            out STD_LOGIC;
          aluresult:
                            out STD_LOGIC_VECTOR(31 downto 0);
          writedata:
                            out STD_LOGIC_VECTOR(31 downto 0);
          readdata:
                             in STD_LOGIC_VECTOR(31 downto 0));
   end;
   architecture struct of mips is
```

```
component controller
       port(op, funct:
                                in STD_LOGIC_VECTOR(5 downto 0);
           zero:
                              in STD_LOGIC;
          memtoreg, memwrite: out STD_LOGIC;
          pcsrc:
                              out STD_LOGIC;
         alusrc:
                          out STD_LOGIC_VECTOR(1 downto 0); -- LUI
          regdst, regwrite: out STD_LOGIC;
                              out STD_LOGIC;
                              out STD_LOGIC_VECTOR(3 downto 0); -
          alucontrol:
- SLL
         ltez:
                           out STD_LOGIC);
                                                           -- BLEZ
     end component;
     component datapath
       port(clk, reset:
                               in STD_LOGIC;
            memtoreg, pcsrc: in STD_LOGIC;
            alusrc, regdst:
                               in STD_LOGIC;
            regwrite, jump:
                             in STD_LOGIC;
            alucontrol:
                               in STD_LOGIC_VECTOR(2 downto 0);
                               out STD LOGIC;
            zero:
                            buffer STD_LOGIC_VECTOR(31 downto 0);
           pc:
            instr:
                                in STD_LOGIC_VECTOR(31 downto 0);
           aluresult:
                            buffer STD_LOGIC_VECTOR(31 downto 0);
           writedata:
                             buffer STD_LOGIC_VECTOR(31 downto 0);
            readdata:
                               in STD_LOGIC_VECTOR(31 downto 0));
     end component;
     signal memtoreg: STD_LOGIC;
     signal alusrc: STD_LOGIC_VECTOR(1 downto 0);
     signal regdst, regwrite, jump, pcsrc: STD_LOGIC;
     signal zero: STD_LOGIC;
     signal alucontrol: STD_LOGIC_VECTOR(3 downto 0); -- SLL
     signal ltez: STD_LOGIC;
                                                       -- BLEZ
   begin
     cont: controller port map(instr(31 downto 26), instr(5 downto
0),
                          zero, memtoreg, memwrite, pcsrc, alusrc,
                              regdst, regwrite, jump, alucontrol,
                                ltez); -- BLEZ
      dp: datapath port map(clk, reset, memtoreg, pcsrc, alusrc,
regdst,
                      regwrite, jump, alucontrol, zero, pc, instr,
                            aluresult, writedata, readdata,
                           ltez); -- BLEZ
   end;
   library IEEE; use IEEE.STD_LOGIC_1164.all;
   entity controller is -- single cycle control decoder
     port(op, funct:
                              in STD_LOGIC_VECTOR(5 downto 0);
          zero:
                              in STD_LOGIC;
          memtoreg, memwrite: out STD_LOGIC;
                              out STD_LOGIC;
          pcsrc:
         alusrc:
                          out STD_LOGIC_VECTOR(1 downto 0); -- LUI
          regdst, regwrite: out STD_LOGIC;
```

```
jump:
                             out STD_LOGIC;
          alucontrol:
                            out STD_LOGIC_VECTOR(3 downto 0); -
- SLL
         ltez:
                        out STD_LOGIC);
                                                        -- BLEZ
   end;
   architecture struct of controller is
     component maindec
                                in STD_LOGIC_VECTOR(5 downto 0);
       port(op:
            memtoreg, memwrite: out STD_LOGIC;
            branch:
                              out STD_LOGIC;
                               out STD_LOGIC_VECTOR(1 downto 0);
            alusrc:
-- LUI
            regdst, regwrite: out STD_LOGIC;
                               out STD_LOGIC;
            jump:
            aluop:
                              out STD_LOGIC_VECTOR(1 downto 0);
            blez:
                               out STD_LOGIC);
     end component;
     component aludec
       port(funct:
                       in STD_LOGIC_VECTOR(5 downto 0);
                      in STD_LOGIC_VECTOR(1 downto 0);
           alucontrol: out STD_LOGIC_VECTOR(3 downto 0)); -- SLL
     end component;
     signal aluop: STD_LOGIC_VECTOR(1 downto 0);
     signal branch: STD_LOGIC;
     signal blez: STD_LOGIC; --BLEZ
   begin
     md: maindec port map(op, memtoreg, memwrite, branch,
                     alusro, regdst, regwrite, jump, aluop, blez);
     ad: aludec port map(funct, aluop, alucontrol);
     --BLEZ
     pcsrc <= (branch and zero) or (blez and ltez);
   end;
   library IEEE; use IEEE.STD_LOGIC_1164.all;
   entity maindec is -- main control decoder
     port(op:
                             in STD_LOGIC_VECTOR(5 downto 0);
          memtoreg, memwrite: out STD_LOGIC;
          branch:
                              out STD_LOGIC;
                        out STD_LOGIC_VECTOR(1 downto 0); -- LUI
        alusrc:
          regdst, regwrite: out STD_LOGIC;
          jump:
                             out STD_LOGIC;
          aluop:
                             out STD_LOGIC_VECTOR(1 downto 0);
          blez:
                              out STD LOGIC);
   end;
   architecture behave of maindec is
     signal controls: STD_LOGIC_VECTOR(10 downto 0);
   begin
     process(all) begin
       case op is
```

```
when "000000" => controls <= "11000001000"; -- RTYPE
         when "100011" => controls <= "10010010000"; -- LW
         when "101011" => controls <= "00010100000"; -- SW
         when "000100" => controls <= "00001000100"; -- BEQ
         when "001000" => controls <= "10010000000"; -- ADDI
         when "000010" => controls <= "00000000010"; -- J
         when "001010" => controls <= "10010001100"; -- SLTI
         when "001111" => controls <= "10100000000"; -- LUI
         when "000110" => controls <= "00000000101"; -- BLEZ
         when others => controls <= "-----"; -- illegal op
       end case;
     end process;
     (regwrite, regdst, alusrc, branch, memwrite,
      memtoreg, aluop(1 downto 0), jump, blez) <= controls;</pre>
   end;
   library IEEE; use IEEE.STD_LOGIC_1164.all;
   entity aludec is -- ALU control decoder
     port(funct:
                     in STD_LOGIC_VECTOR(5 downto 0);
                      in STD_LOGIC_VECTOR(1 downto 0);
          alucontrol: out STD_LOGIC_VECTOR(3 downto 0)); -- SLL
   end;
   architecture behave of aludec is
     process(all) begin
       case aluop is
         when "00" => alucontrol <= "0010"; -- add
         when "01" => alucontrol <= "1010"; -- sub
         when "11" => alucontrol <= "1011"; -- slt
        when others => case funct is
                                         -- R-type instructions
                           when "100000" => alucontrol <= "0010";
-- add
                            when "100010" => alucontrol <= "1010";
-- sub
                            when "100100" => alucontrol <= "0000";
-- and
                       when "100101" => alucontrol <= "0001"; -- or
                            when "101010" => alucontrol <= "1011";
-- slt
                            when "000000" => alucontrol <= "0100";
-- sll
                      when others => alucontrol <= "----"; -- ???
                        end case;
       end case;
     end process;
   end;
   library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOG-
IC ARITH.all;
```

```
entity datapath is -- MIPS datapath
     port(clk, reset:
                           in STD_LOGIC;
          memtoreg, pcsrc: in STD_LOGIC;
        alusrc:
                      in STD_LOGIC_VECTOR(1 downto 0); -- LUI
          alusrc, regdst: in STD_LOGIC;
          regwrite, jump: in STD_LOGIC;
         alucontrol: in STD_LOGIC_VECTOR(3 downto 0); -
- SLL
          zero:
                           out STD_LOGIC;
         pc:
                           buffer STD_LOGIC_VECTOR(31 downto 0);
                           in STD_LOGIC_VECTOR(31 downto 0);
         instr:
                        buffer STD_LOGIC_VECTOR(31 downto 0);
         aluresult:
         writedata:
                         buffer STD LOGIC VECTOR(31 downto 0);
                            in STD_LOGIC_VECTOR(31 downto 0);
         readdata:
         ltez:
                        out STD_LOGIC);
                                                        -- LTEZ
   end;
   architecture struct of datapath is
     component alu
       port(a, b:
                       in STD_LOGIC_VECTOR(31 downto 0);
          alucontrol: in STD_LOGIC_VECTOR(3 downto 0); --SLL
          shamt: in STD_LOGIC_VECTOR(4 downto 0);
         result:
                    buffer STD_LOGIC_VECTOR(31 downto 0);
                    buffer STD_LOGIC;
                                                        --BLEZ
          zero:
          ltez:
                     out STD_LOGIC);
                                                        --BLEZ
     end component;
     component regfile
                         in STD_LOGIC;
       port(clk:
            we3:
                         in STD_LOGIC;
            ral, ra2, wa3: in STD_LOGIC_VECTOR(4 downto 0);
                      in STD_LOGIC_VECTOR(31 downto 0);
            rd1, rd2:
                         out STD_LOGIC_VECTOR(31 downto 0));
     end component;
     component adder
       port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
                 out STD_LOGIC_VECTOR(31 downto 0));
            у:
     end component;
     component sl2
       port(a: in STD_LOGIC_VECTOR(31 downto 0);
           y: out STD_LOGIC_VECTOR(31 downto 0));
     end component;
     component signext
       port(a: in STD_LOGIC_VECTOR(15 downto 0);
           y: out STD_LOGIC_VECTOR(31 downto 0));
     end component;
     component upimm
       port(a: in STD_LOGIC_VECTOR(15 downto 0);
            y: out STD_LOGIC_VECTOR(31 downto 0));
     end component;
     component flopr generic(width: integer);
       port(clk, reset: in STD_LOGIC;
            d:
                      in STD_LOGIC_VECTOR(width-1 downto 0);
                       out STD_LOGIC_VECTOR(width-1 downto 0));
            q:
```

```
end component;
      component mux2 generic(width: integer);
        port(d0, d1: in STD_LOGIC_VECTOR(width-1 downto 0);
                     in STD_LOGIC;
             ν:
                     out STD_LOGIC_VECTOR(width-1 downto 0));
      end component;
      component mux3 generic(width: integer);
       port(d0, d1, d2: in STD_LOGIC_VECTOR(width-1 downto 0);
                         in STD_LOGIC_VECTOR(1 downto 0);
             y:
                         out STD_LOGIC_VECTOR(width-1 downto 0));
      end component;
      signal writereg:
                                 STD_LOGIC_VECTOR(4 downto 0);
      signal pcjump, pcnext,
             pcnextbr, pcplus4,
                                 STD_LOGIC_VECTOR(31 downto 0);
             pcbranch:
      signal upperimm:
                                STD_LOGIC_VECTOR(31 downto 0);
- LUI
      signal signimm, signimmsh: STD_LOGIC_VECTOR(31 downto 0);
      signal srca, srcb, result: STD_LOGIC_VECTOR(31 downto 0);
   begin
      -- next PC logic
      pcjump <= pcplus4(31 downto 28) & instr(25 downto 0) & "00";
     pcreq: flopr generic map(32) port map(clk, reset, pcnext, pc);
     pcadd1: adder port map(pc, X"00000004", pcplus4);
     immsh: sl2 port map(signimm, signimmsh);
     pcadd2: adder port map(pcplus4, signimmsh, pcbranch);
      pcbrmux: mux2 generic map(32) port map(pcplus4, pcbranch,
                                             pcsrc, pcnextbr);
     pcmux: mux2 generic map(32) port map(pcnextbr, pcjump, jump,
pcnext);
      -- register file logic
      rf: regfile port map(clk, regwrite, instr(25 downto 21),
                      instr(20 downto 16), writereg, result, srca,
   writedata);
      wrmux: mux2 generic map(5) port map(instr(20 downto 16),
                                          instr(15 downto 11),
                                          regdst, writereg);
      resmux: mux2 generic map(32) port map(aluresult, readdata,
                                            memtoreg, result);
      se: signext port map(instr(15 downto 0), signimm);
     ui: upimm port map(instr(15 downto 0), upperimm); --LUI
      -- ALU logic
      srcbmux: mux3 generic map(32) port map(writedata, signimm,
upperimm,
                                            alusrc, srcb); -- LUI
     mainalu: alu port map(srca, srcb, alucontrol, instr(10 downto
6), --SLL
                            aluresult, zero, ltez); --BLEZ
   end;
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
   use IEEE.NUMERIC_STD_UNSIGNED.all;
   entity regfile is -- three-port register file
     port(clk:
                         in STD_LOGIC;
                         in STD_LOGIC;
          we3:
          ral, ra2, wa3: in STD_LOGIC_VECTOR(4 downto 0);
                        in STD_LOGIC_VECTOR(31 downto 0);
          rd1, rd2: out STD_LOGIC_VECTOR(31 downto 0));
   end;
   architecture behave of regfile is
      type ramtype is array (31 downto 0) of STD_LOGIC_VECTOR(31
downto 0);
     signal mem: ramtype;
   begin
     -- three-ported register file
     -- read two ports combinationally
     -- write third port on rising edge of clock
     -- register 0 hardwired to 0
     process(clk) begin
       if rising_edge(clk) then
          if we3 = '1' then mem(to_integer(wa3)) <= wd3;</pre>
          end if;
       end if;
     end process;
     process(all) begin
      if (to_integer(ral) = 0) then rd1 <= X"00000000"; -- register
0 holds 0
       else rd1 <= mem(to_integer(ra1));</pre>
       if (to_integer(ra2) = 0) then rd2 <= X"00000000";</pre>
       else rd2 <= mem(to_integer(ra2));</pre>
       end if;
     end process;
   end;
   library IEEE; use IEEE.STD_LOGIC_1164.all;
   use IEEE.NUMERIC_STD_UNSIGNED.all;
   entity adder is -- adder
     port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
                out STD_LOGIC_VECTOR(31 downto 0));
          y:
   end;
   architecture behave of adder is
   begin
     y \le a + b;
   end;
   library IEEE; use IEEE.STD_LOGIC_1164.all;
```

```
entity sl2 is -- shift left by 2
     port(a: in STD_LOGIC_VECTOR(31 downto 0);
          y: out STD_LOGIC_VECTOR(31 downto 0));
   end;
   architecture behave of sl2 is
   begin
     y <= a(29 downto 0) & "00";
   end;
   library IEEE; use IEEE.STD_LOGIC_1164.all;
   entity signext is -- sign extender
     port(a: in STD_LOGIC_VECTOR(15 downto 0);
          y: out STD_LOGIC_VECTOR(31 downto 0));
   end;
   architecture behave of signext is
     y <= X"ffff" & a when a(15) else X"0000" & a;
   end;
   library IEEE; use IEEE.STD_LOGIC_1164.all;
   entity upimm is -- create upper immediate for LUI
     port(a: in STD_LOGIC_VECTOR(15 downto 0);
          y: out STD_LOGIC_VECTOR(31 downto 0));
   end;
   architecture behave of upimm is
   begin
     y <= a & X"0000";
   end;
   library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOG-
IC_ARITH.all;
   entity flopr is -- flip-flop with synchronous reset
     generic(width: integer);
     port(clk, reset: in STD_LOGIC;
          d:
                      in STD_LOGIC_VECTOR(width-1 downto 0);
                      out STD_LOGIC_VECTOR(width-1 downto 0));
   end;
   architecture asynchronous of flopr is
     process(clk, reset) begin
       if reset then q <= (others => '0');
       elsif rising_edge(clk) then
         q <= d;
       end if;
     end process;
   end;
```

library IEEE; use IEEE.STD_LOGIC_1164.all;

```
entity mux2 is -- two-input multiplexer
  generic(width: integer);
 port(d0, d1: in STD_LOGIC_VECTOR(width-1 downto 0);
              in STD_LOGIC;
      у:
              out STD_LOGIC_VECTOR(width-1 downto 0));
end;
architecture behave of mux2 is
 y \le d1 when s else d0;
end;
-- 3:1 mux needed for LUI
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux3 is -- three-input multiplexer
 generic(width: integer);
  port(d0, d1, d2: in STD_LOGIC_VECTOR(width-1 downto 0);
                  in STD_LOGIC_VECTOR(1 downto 0);
      у:
                  out STD_LOGIC_VECTOR(width-1 downto 0));
end;
architecture behave of mux3 is
begin
 y \le d1 when s(1) else (d1 when s(0) else d0);
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity alu is
  port(a, b:
                  in STD_LOGIC_VECTOR(31 downto 0);
       alucontrol: in STD_LOGIC_VECTOR(3 downto 0);
                                                       --SLL
      shamt:
                in STD_LOGIC_VECTOR(4 downto 0);
      result:
                  buffer STD_LOGIC_VECTOR(31 downto 0);
       zero:
                  buffer STD_LOGIC;
                                                       --BLEZ
      ltez:
                  out STD_LOGIC);
                                                       --BLEZ
end;
architecture behave of alu is
  signal condinvb, sum: STD_LOGIC_VECTOR(31 downto 0);
begin
  condinvb <= not b when alucontrol(3) else b;</pre>
  sum <= a + condinvb + alucontrol(3);</pre>
  process(all) begin
   case alucontrol(2 downto 0) is
     when "000" => result <= a and b;
      when "001"
                 => result <= a or b;
      when "010" => result <= sum;
     when "011" => result <= (0 => sum(31), others => '0');
```

```
when "100" => result <= (condinvb << shamt); --SLL
   when others => result <= (others => 'X');
   end case;
end process;

zero <= '1' when result = X"00000000" else '0';
ltez <= zero or sum(31);
end;</pre>
```

Exercise 7.12

We modify the HDL for the single-cycle MIPS processor to include all instructions from Exercise 7.4.

SystemVerilog

```
module mipssingle(input logic
                                     clk, reset,
                 output logic [31:0] pc,
                 input logic [31:0] instr,
                 output logic
                                     memwrite,
                 output logic [31:0] aluresult,
                                     writedata,
                 input logic [31:0] readdata);
 logic
              memtoreg;
  logic
              alusrc;
                           // JAL
 logic [1:0] regdst;
 logic
            regwrite, jump, pcsrc, zero;
  logic [3:0] alucontrol; // SRL
 logic
                          // JAL
              jal;
  logic
              lh, jr;
                          // LH, JR
  controller c(instr[31:26], instr[5:0], zero,
              memtoreg, memwrite, pcsrc,
              alusrc, regdst, regwrite, jump,
              alucontrol,
              jal, // JAL
              lh, jr); // LH, JR
  datapath dp(clk, reset, memtoreg, pcsrc,
             alusrc, regdst, regwrite, jump,
             alucontrol,
              zero, pc, instr,
             aluresult, writedata, readdata,
              jal, // JAL
              lh, jr); // LH, JR
endmodule
module controller(input logic [5:0] op, funct,
                 input logic
                                    zero,
```

```
output logic
                                    memtoreg, memwrite,
                 output logic
                                    pcsrc,
                 output logic
                                    alusrc,
                 output logic [1:0] regdst,
                                                 // JAL
                 output logic
                                    regwrite,
                 output logic
                                    jump,
                 output logic [3:0] alucontrol, // SRL
                 output logic
                                    jal,
                                                // JAL
                                    lh, jr); // LH, JR
                 output logic
  logic [1:0] aluop;
  logic
             branch;
  maindec md(op, memtoreg, memwrite, branch,
            alusrc, regdst, regwrite, jump,
             aluop, jal, lh); // JAL, LH
  aludec ad(funct, aluop, alucontrol, jr);
  assign pcsrc = (branch & zero);
endmodule
module maindec(input logic [5:0] op,
              output logic
                                 memtoreg, memwrite,
              output logic
                                 branch,
              output logic
                                 alusrc,
              output logic [1:0] regdst, // JAL
              output logic
                                 regwrite,
              output logic
                                 jump,
              output logic [1:0] aluop,
              output logic
                                 jal,
                                         // JAL
              output logic
                                 lh);
                                         // LH
  logic [11:0] controls;
  assign {regwrite, regdst, alusrc, branch, memwrite,
         memtoreg, aluop, jump, jal, lh} = controls;
  always_comb
   case(op)
     6'b000000: controls = 12'b101000010000; //Rtype
     6'b100011: controls = 12'b100100100000; //LW
     6'b101011: controls = 12'b000101000000; //SW
     6'b000100: controls = 12'b000010001000; //BEQ
     6'b001000: controls = 12'b100100000000; //ADDI
     6'b000010: controls = 12'b00000000100; //J
     6'b000011: controls = 12'b110000000110; //JAL
     6'b100001: controls = 12'b100100100001; //LH
     default: controls = 12'bxxxxxxxxxxxx; //???
   endcase
endmodule
module aludec(input logic [5:0] funct,
```

269

```
input logic [1:0] aluop,
                   output logic [3:0] alucontrol, //increase to 4
bits for SRL
                 output logic
                                    jr); // JR
     always_comb
       case(aluop)
          2'b00: alucontrol = 4'b0010; // add
          2'b01: alucontrol = 4'b1010; // sub
          2'b11: alucontrol = 4'b1011; // slt
          default: case(funct)
                                       // RTYPE
             6'b100000: alucontrol = 4'b0010; // ADD
             6'b100010: alucontrol = 4'b1010; // SUB
             6'b100100: alucontrol = 4'b0000; // AND
             6'b100101: alucontrol = 4'b0001; // OR
             6'b101010: alucontrol = 4'b1011; // SLT
             6'b000000: alucontrol = 4'b0100; // SRL
             6'b001000: alucontrol = 4'b0000; // JR
             default: alucontrol = 4'bxxxx; // ???
           endcase
       endcase
     assign jr = (funct == 6'b001000); // JR
   endmodule
   module datapath(input logic
                                       clk, reset,
                    input logic
                                       memtoreg, pcsrc,
                    input logic
                                       alusrc,
                    input logic [1:0] regdst,
                                                  // JAL
                    input logic
                                       regwrite, jump,
                    input logic [3:0] alucontrol, // SRL
                    output logic
                                       zero,
                    output logic [31:0] pc,
                    input logic [31:0] instr,
                    output logic [31:0] aluresult, writedata,
                    input logic [31:0] readdata,
                                        jal, // JAL
                    input logic
                    input logic
                                       lh,
                                              // LH
                   input logic
                                       jr);
                                             // JR
     logic [4:0] writereg;
     logic [31:0] pcnext, pcnextbr, pcplus4, pcbranch;
     logic [31:0] signimm, signimmsh;
     logic [31:0] srca, srcb;
     logic [31:0] result;
     logic [31:0] writeresult; // JAL
     logic [15:0] half;
                                // LH
     logic [31:0] signhalf, memdata;
                                         // LH
     // next PC logic
     flopr #(32) pcreg(clk, reset, pcnext, pc);
```

pcadd1(pc, 32'b100, pcplus4);

immsh(signimm, signimmsh);

adder

sl2

adder

270 SOLUTIONS chapter 7

```
mux2 #(32) pcbrmux(pcplus4, pcbranch, pcsrc,
                      pcnextbr);
  mux3 #(32) pcmux(pcnextbr, {pcplus4[31:28],
                    instr[25:0], 2'b00}, srca,
                    {jr, jump}, pcnext);
  // register file logic
  regfile
              rf(clk, regwrite, instr[25:21],
                 instr[20:16], writereg,
                 writeresult,
                 srca, writedata);
  mux2 #(32) wamux(result, pcplus4, jal,
                    writeresult); // JAL
              wrmux(instr[20:16], instr[15:11], 5'd31,
  mux3 #(5)
                    regdst, writereg); // JAL
  // hardware to support LH
  mux2 #(16) lhmux1(readdata[15:0],
                    readdata[31:16],
                     aluresult[1], half); // LH
  signext
              lhse(half, signhalf);
                                          // LH
  mux2 #(32) lhmux2(readdata, signhalf, lh,
                     memdata); // LH
  mux2 #(32) resmux(aluresult, memdata, memtoreg,
                    result);
  signext
              se(instr[15:0], signimm);
  // ALU logic
  mux2 #(32) srcbmux(writedata, signimm,
                     alusrc, srcb);
              alu(srca, srcb, alucontrol,
  alu
                  instr[10:6], // SRL
                  aluresult, zero);
endmodule
// mux3 needed for JR
module mux3 #(parameter WIDTH = 8)
             (input logic [WIDTH-1:0] d0, d1, d2,
              input logic [1:0]
              output logic [WIDTH-1:0] y);
  assign #1 y = s[1] ? d2 : (s[0] ? d1 : d0);
endmodule
module alu(input logic [31:0] A, B,
           input logic [3:0] F,
           input logic [4:0] shamt, // SRL
           output logic [31:0] Y,
           output logic
                               Zero);
```

pcadd2(pcplus4, signimmsh, pcbranch);

271

```
logic [31:0] S, Bout;
  assign Bout = F[3] ? ~B : B;
  assign S = A + Bout + F[3]; // SRL
 always_comb
   case (F[2:0])
      3'b000: Y = A \& Bout;
      3'b001: Y = A \mid Bout;
      3'b010: Y = S;
      3'b011: Y = S[31];
      3'b100: Y = (Bout >> shamt); // SRL
   endcase
  assign Zero = (Y == 32'b0);
endmodule
module regfile(input logic
                                   clk,
               input logic
                                   we3,
               input logic [4:0] ra1, ra2, wa3,
               input logic [31:0] wd3,
               output logic [31:0] rd1, rd2);
 logic [31:0] rf[31:0];
 // three ported register file
 // read two ports combinationally
 // write third port on rising edge of clk
  // register 0 hardwired to 0
 always_ff @(posedge clk)
   if (we3) rf[wa3] <= wd3;
  assign rd1 = (ra1 != 0) ? rf[ra1] : 0;
 assign rd2 = (ra2 != 0) ? rf[ra2] : 0;
endmodule
module adder(input logic [31:0] a, b,
             output logic [31:0] y);
 assign y = a + b;
endmodule
module sl2(input logic [31:0] a,
           output logic [31:0] y);
  // shift left by 2
  assign y = \{a[29:0], 2'b00\};
endmodule
module signext(input logic [15:0] a,
               output logic [31:0] y);
```

```
assign y = \{\{16\{a[15]\}\}, a\};
   endmodule
   module flopr #(parameter WIDTH = 8)
                (input logic
                                       clk, reset,
                 input logic [WIDTH-1:0] d,
                 output logic [WIDTH-1:0] q);
     always_ff @(posedge clk, posedge reset)
       if (reset) q <= 0;
               q <= d;
       else
   endmodule
   module mux2 #(parameter WIDTH = 8)
               (input logic [WIDTH-1:0] d0, d1,
                input logic
                output logic [WIDTH-1:0] y);
     assign y = s ? d1 : d0;
   endmodule
   VHDL
   library IEEE; use IEEE.STD LOGIC 1164.all;
   entity mips is -- single cycle MIPS processor
     port(clk, reset: in STD_LOGIC;
                          out STD_LOGIC_VECTOR(31 downto 0);
         pc:
          instr:
                          in STD_LOGIC_VECTOR(31 downto 0);
                        out STD_LOGIC;
out STD_LOGIC_VECTOR(31 downto 0);
          memwrite:
         aluresult:
         writedata:
                          out STD_LOGIC_VECTOR(31 downto 0);
          readdata:
                          in STD_LOGIC_VECTOR(31 downto 0));
   end;
   architecture struct of mips is
     port(op, funct: in STD_LOGIC_VECTOR(5 downto 0);
                           in STD_LOGIC;
          zero:
         memtoreg, memwrite: out STD_LOGIC;
                   out STD_LOGIC;
         pcsrc:
         alusrc:
                           out STD_LOGIC;
        readst:
                       out STD_LOGIC_VECTOR(1 downto 0); --JAL
         regwrite:
                          out STD_LOGIC;
          jump:
                            out STD_LOGIC;
        alucontrol: out STD_LOGIC_VECTOR(3 downto 0); -- SRL
          jal, lh, jr: out STD_LOGIC);
JAL, LH, JR
     component controller
       port(op, funct:
                             in STD_LOGIC_VECTOR(5 downto 0);
                              in STD LOGIC;
           memtoreg, memwrite: out STD_LOGIC;
           pcsrc:
                             out STD_LOGIC;
```

273

```
alusrc:
                                 out STD_LOGIC;
          regdst:
                           out STD_LOGIC_VECTOR(1 downto 0); --JAL
             regwrite:
                                out STD_LOGIC;
             jump:
                                out STD_LOGIC;
            alucontrol:
                                out STD_LOGIC_VECTOR(3 downto 0);
-- SRL
                               out STD_LOGIC);
            jal, lh, jr:
- JAL, LH
     end component;
     component datapath
       port(clk, reset:
                               in STD_LOGIC;
            memtoreg, pcsrc: in STD_LOGIC;
            alusrc:
                               in STD LOGIC;
            alusrc:
                               in STD_LOGIC;
                                in STD_LOGIC_VECTOR(1 downto 0);
             regdst:
-- JAL
            regwrite, jump:
                                in STD_LOGIC;
             alucontrol:
                                in STD_LOGIC_VECTOR(3 downto 0);
-- SRL
                                out STD_LOGIC;
            zero:
           pc:
                             buffer STD_LOGIC_VECTOR(31 downto 0);
             instr:
                                in STD_LOGIC_VECTOR(31 downto 0);
           aluresult:
                            buffer STD_LOGIC_VECTOR(31 downto 0);
                            buffer STD_LOGIC_VECTOR(31 downto 0);
           writedata:
            readdata:
                                in STD_LOGIC_VECTOR(31 downto 0);
             jal, lh, jr:
                                out STD_LOGIC);
JAL, LH, JR
     end component;
     signal memtoreg: STD_LOGIC;
     signal alusrc: STD_LOGIC;
     signal regdst: STD_LOGIC_VECTOR(1 downto 0); --JAL
     signal regwrite, jump, pcsrc: STD_LOGIC;
     signal zero: STD_LOGIC;
     signal alucontrol: STD_LOGIC_VECTOR(3 downto 0); -- SRL
     signal jal, lh, jr: STD_LOGIC;
                                                    -- JAL, LH, JR
   begin
     cont: controller port map(instr(31 downto 26), instr(5 downto
0),
                          zero, memtoreg, memwrite, pcsrc, alusrc,
                              regdst, regwrite, jump, alucontrol,
                                jal, lh, jr); -- JAL, LH, JR
      dp: datapath port map(clk, reset, memtoreg, pcsrc, alusrc,
readst,
                       regwrite, jump, alucontrol, zero, pc, instr,
                            aluresult, writedata, readdata,
                            jal, lh, jr); -- JAL, LH, JR
   end;
   library IEEE; use IEEE.STD_LOGIC_1164.all;
   entity controller is -- single cycle control decoder
     port(op, funct:
                              in STD_LOGIC_VECTOR(5 downto 0);
          zero:
                              in STD_LOGIC;
```

```
memtoreg, memwrite: out STD_LOGIC;
          pcsrc: out STD_LOGIC;
                          out STD_LOGIC;
          alusrc:
         regdst:
                       out STD_LOGIC_VECTOR(1 downto 0); --JAL
                         out STD_LOGIC;
         regwrite:
          jump:
                            out STD_LOGIC;
        alucontrol: out STD_LOGIC_VECTOR(3 downto 0); -- SRL
          jal, lh, jr:
                           out STD_LOGIC);
JAL, LH, JR
   end;
   architecture struct of controller is
     component maindec
                              in STD_LOGIC_VECTOR(5 downto 0);
       port(op:
           memtoreg, memwrite: out STD_LOGIC;
                      out STD_LOGIC;
           branch:
           alusrc:
                             out STD_LOGIC;
           regdst:
                             out STD_LOGIC_VECTOR(1 downto 0);
--JAL
           regwrite:
                            out STD_LOGIC;
            jump:
                             out STD_LOGIC;
           aluop:
                             out STD_LOGIC_VECTOR(1 downto 0);
            jal, lh:
                            out STD_LOGIC); --JAL, LH
     end component;
     component aludec
       port(funct:
                    in STD_LOGIC_VECTOR(5 downto 0);
            aluop: in STD_LOGIC_VECTOR(1 downto 0);
           alucontrol: out STD_LOGIC_VECTOR(3 downto 0); -- SRL
            jr:
                       out STD_LOGIC); -- JR
     end component;
     signal aluop: STD_LOGIC_VECTOR(1 downto 0);
     signal branch: STD_LOGIC;
   begin
     md: maindec port map(op, memtoreg, memwrite, branch,
                         alusro, regdst, regwrite, jump, aluop,
                         jal, lh); --JAL, LH
     ad: aludec port map(funct, aluop, alucontrol, jr); --JR
     pcsrc <= (branch and zero);</pre>
   end;
   library IEEE; use IEEE.STD_LOGIC_1164.all;
   entity maindec is -- main control decoder
     port(op:
                            in STD_LOGIC_VECTOR(5 downto 0);
          memtoreg, memwrite: out STD LOGIC;
         branch:
                            out STD_LOGIC;
          alusrc:
                            out STD_LOGIC;
        regdst:
                       out STD_LOGIC_VECTOR(1 downto 0); --JAL
          regwrite:
                         out STD_LOGIC;
                           out STD_LOGIC;
          jump:
          aluop:
                           out STD_LOGIC_VECTOR(1 downto 0);
          jal, lh:
                       out STD_LOGIC); --JAL, LH
```

```
architecture behave of maindec is
     signal controls: STD_LOGIC_VECTOR(11 downto 0);
   begin
     process(all) begin
       case op is
         when "000000" => controls <= "101000010000"; -- RTYPE
         when "100011" => controls <= "100100100000"; -- LW
         when "101011" => controls <= "000101000000"; -- SW
         when "000100" => controls <= "000010001000"; -- BEQ
         when "001000" => controls <= "100100000000"; -- ADDI
         when "000010" => controls <= "00000000100"; -- J
         when "000011" => controls <= "110000000110"; -- JAL
         when "100001" => controls <= "100100100001"; -- LH
         when others => controls <= "----"; -- illegal op
       end case;
     end process;
     (regwrite, regdst, alusrc, branch, memwrite,
      memtoreg, aluop(1 downto 0), jump, jal, lh) <= controls;
   end;
   library IEEE; use IEEE.STD_LOGIC_1164.all;
   entity aludec is -- ALU control decoder
     port(funct:
                     in STD_LOGIC_VECTOR(5 downto 0);
                      in STD_LOGIC_VECTOR(1 downto 0);
          aluop:
          alucontrol: out STD_LOGIC_VECTOR(3 downto 0); -- SRL
                      out STD_LOGIC); -- JR
   end;
   architecture behave of aludec is
   begin
     process(all) begin
       case aluop is
         when "00" => alucontrol <= "0010"; -- add
         when "01" => alucontrol <= "1010"; -- sub
         when "11" => alucontrol <= "1011"; -- slt
        when others => case funct is
                                         -- R-type instructions
                           when "100000" => alucontrol <= "0010";
-- add
                           when "100010" => alucontrol <= "1010";
-- sub
                           when "100100" => alucontrol <= "0000";
-- and
                       when "100101" => alucontrol <= "0001"; -- or
                           when "101010" => alucontrol <= "1011";
-- slt
                           when "000000" => alucontrol <= "0100";
-- srl
                       when "001000" => alucontrol <= "0000"; -- jr
                      when others => alucontrol <= "----"; -- ???
```

end;

```
end case;
       end case;
     end process;
     jr <= '1' when (funct = "001000"); --JR
   end;
   library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOG-
IC ARITH.all;
   entity datapath is -- MIPS datapath
     port(clk, reset:
                           in STD_LOGIC;
         memtores, ;
alusrc: in SID_LOGIC;
in STD_LOGIC;
          memtoreg, pcsrc: in STD_LOGIC;
        regdst: in STD_LOGIC_VECTOR(1 downto 0); -- JAL
         regwrite, jump: in STD_LOGIC;
         alucontrol:
                          in STD_LOGIC_VECTOR(3 downto 0); -
- SRL
                           out STD_LOGIC;
         zero:
         pc:
                         buffer STD_LOGIC_VECTOR(31 downto 0);
         instr:
                           in STD_LOGIC_VECTOR(31 downto 0);
         aluresult:
                        buffer STD_LOGIC_VECTOR(31 downto 0);
                         buffer STD_LOGIC_VECTOR(31 downto 0);
         writedata:
          readdata:
                           in STD_LOGIC_VECTOR(31 downto 0);
          jal, lh, jr:
                           out STD_LOGIC);
JAL, LH, JR
   end;
   architecture struct of datapath is
     component alu
       port(a, b:
                       in STD_LOGIC_VECTOR(31 downto 0);
            alucontrol: in STD_LOGIC_VECTOR(3 downto 0); --SRL
            shamt: in STD_LOGIC_VECTOR(4 downto 0); --SRL
                       buffer STD_LOGIC_VECTOR(31 downto 0);
            result:
                     buffer STD_LOGIC);
            zero:
     end component;
     component regfile
       port(clk:
                         in STD_LOGIC;
           we3:
                        in STD_LOGIC;
            ral, ra2, wa3: in STD_LOGIC_VECTOR(4 downto 0);
                        in STD_LOGIC_VECTOR(31 downto 0);
                        out STD_LOGIC_VECTOR(31 downto 0));
           rd1, rd2:
     end component;
     component adder
       port(a, b: in STD LOGIC VECTOR(31 downto 0);
           y: out STD_LOGIC_VECTOR(31 downto 0));
     end component;
     component s12
       port(a: in STD_LOGIC_VECTOR(31 downto 0);
           y: out STD_LOGIC_VECTOR(31 downto 0));
     end component;
     component signext
```

```
y: out STD_LOGIC_VECTOR(31 downto 0));
     end component;
     component upimm
       port(a: in STD_LOGIC_VECTOR(15 downto 0);
            y: out STD_LOGIC_VECTOR(31 downto 0));
     end component;
     component flopr generic(width: integer);
       port(clk, reset: in STD_LOGIC;
            d:
                         in STD_LOGIC_VECTOR(width-1 downto 0);
                         out STD_LOGIC_VECTOR(width-1 downto 0));
            q:
     end component;
     component mux2 generic(width: integer);
       port(d0, d1: in STD_LOGIC_VECTOR(width-1 downto 0);
                    in STD_LOGIC;
                    out STD_LOGIC_VECTOR(width-1 downto 0));
            y:
     end component;
     component mux3 generic(width: integer);
       port(d0, d1, d2: in STD_LOGIC_VECTOR(width-1 downto 0);
                        in STD_LOGIC_VECTOR(1 downto 0);
            y:
                         out STD_LOGIC_VECTOR(width-1 downto 0));
     end component;
     signal writereg:
                                 STD_LOGIC_VECTOR(4 downto 0);
     signal pcjump, pcnext,
            pcnextbr, pcplus4,
            pcbranch:
                                 STD_LOGIC_VECTOR(31 downto 0);
     signal signimm, signimmsh: STD_LOGIC_VECTOR(31 downto 0);
     signal srca, srcb, result: STD_LOGIC_VECTOR(31 downto 0);
     signal writeresult:
                                STD_LOGIC_VECTOR(31 downto 0); -
-JAL
     signal half:
                             STD_LOGIC_VECTOR(15 downto 0); --LH
     signal signHalf, memdata: STD_LOGIC_VECTOR(31 downto 0);
-LH
     signal jumpsel:
                              STD_LOGIC_VECTOR(1 downto 0);
   begin
     -- next PC logic
     pcjump <= pcplus4(31 downto 28) & instr(25 downto 0) & "00";</pre>
     jumpsel <= jr & jump;</pre>
     pcreg: flopr generic map(32) port map(clk, reset, pcnext, pc);
     pcadd1: adder port map(pc, X"00000004", pcplus4);
     immsh: sl2 port map(signimm, signimmsh);
     pcadd2: adder port map(pcplus4, signimmsh, pcbranch);
     pcbrmux: mux2 generic map(32) port map(pcplus4, pcbranch,
                                             pcsrc, pcnextbr);
     pcmux: mux3 generic map(32) port map(pcnextbr, pcjump, srca,
jumpsel, pcnext);
     -- register file logic
     rf: regfile port map(clk, regwrite, instr(25 downto 21),
                      instr(20 downto 16), writereg, result, srca,
   writedata);
     wrmux: mux2 generic map(5) port map(instr(20 downto 16),
                                          instr(15 downto 11),
```

port(a: in STD_LOGIC_VECTOR(15 downto 0);

```
regdst, writereg);
      -- hardware to support LH
      lhmux1: mux2 generic map(16) port map(readdata(15 downto 0),
readdata(31 downto 16), aluresult(1), half);
      lhse: signext port map(half, signhalf);
     lhmux2: mux2 generic map(32) port map(readdata, signhalf, lh,
memdata);
      resmux: mux2 generic map(32) port map(aluresult, readdata,
                                            memtoreg, result);
      se: signext port map(instr(15 downto 0), signimm);
      -- ALU logic
      srcbmux: mux2 generic map(32) port map(writedata, signimm,
                                             alusrc, srcb);
     mainalu: alu port map(srca, srcb, alucontrol, instr(10 downto
6), --SRL
                            aluresult, zero);
   end;
   library IEEE; use IEEE.STD_LOGIC_1164.all;
   use IEEE.NUMERIC_STD_UNSIGNED.all;
   entity regfile is -- three-port register file
     port(clk:
                         in STD_LOGIC;
          we3:
                         in STD_LOGIC;
          ral, ra2, wa3: in STD_LOGIC_VECTOR(4 downto 0);
                     in STD_LOGIC_VECTOR(31 downto 0);
          rd1, rd2:
                         out STD_LOGIC_VECTOR(31 downto 0));
   end;
   architecture behave of regfile is
      type ramtype is array (31 downto 0) of STD_LOGIC_VECTOR(31
downto 0);
      signal mem: ramtype;
   begin
      -- three-ported register file
      -- read two ports combinationally
      -- write third port on rising edge of clock
      -- register 0 hardwired to 0
     process(clk) begin
       if rising_edge(clk) then
           if we3 = '1' then mem(to_integer(wa3)) <= wd3;
       end if;
      end process;
      process(all) begin
      if (to_integer(ral) = 0) then rd1 <= X"00000000"; -- register
0 holds 0
       else rd1 <= mem(to_integer(ra1));</pre>
       end if;
```

```
else rd2 <= mem(to_integer(ra2));</pre>
    end if;
  end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD_UNSIGNED.all;
entity adder is -- adder
 port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
       y:
           out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of adder is
begin
 y \le a + b;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity sl2 is -- shift left by 2
 port(a: in STD_LOGIC_VECTOR(31 downto 0);
       y: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of sl2 is
begin
 y <= a(29 downto 0) & "00";
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity signext is -- sign extender
  port(a: in STD_LOGIC_VECTOR(15 downto 0);
       y: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of signext is
  y <= X"ffff" & a when a(15) else X"0000" & a;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity upimm is -- create upper immediate for LUI
  port(a: in STD_LOGIC_VECTOR(15 downto 0);
       y: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of upimm is
begin
```

if (to_integer(ra2) = 0) then rd2 <= X"00000000";</pre>

```
y \le a \& X"0000";
   end;
   library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOG-
IC_ARITH.all;
   entity flopr is -- flip-flop with synchronous reset
     generic(width: integer);
     port(clk, reset: in STD_LOGIC;
          d:
                      in STD_LOGIC_VECTOR(width-1 downto 0);
                      out STD_LOGIC_VECTOR(width-1 downto 0));
          q:
   end;
   architecture asynchronous of flopr is
   begin
     process(clk, reset) begin
       if reset then q <= (others => '0');
       elsif rising_edge(clk) then
         q <= d;
       end if;
     end process;
   end;
   library IEEE; use IEEE.STD_LOGIC_1164.all;
   entity mux2 is -- two-input multiplexer
     generic(width: integer);
     port(d0, d1: in STD_LOGIC_VECTOR(width-1 downto 0);
                  in STD_LOGIC;
          s:
                  out STD_LOGIC_VECTOR(width-1 downto 0));
          у:
   end;
   architecture behave of mux2 is
   begin
     y <= d1 when s else d0;
   end;
   -- 3:1 mux needed for LUI
   library IEEE; use IEEE.STD_LOGIC_1164.all;
   entity mux3 is -- three-input multiplexer
     generic(width: integer);
     port(d0, d1, d2: in STD_LOGIC_VECTOR(width-1 downto 0);
                      in STD_LOGIC_VECTOR(1 downto 0);
                      out STD_LOGIC_VECTOR(width-1 downto 0));
          у:
   end;
   architecture behave of mux3 is
   begin
     y \le d1 when s(1) else (d1 when s(0) else d0);
   end;
   library IEEE; use IEEE.STD_LOGIC_1164.all;
   use IEEE.NUMERIC_STD_UNSIGNED.all;
```

```
entity alu is
  port(a, b:
                    in STD_LOGIC_VECTOR(31 downto 0);
       alucontrol: in STD_LOGIC_VECTOR(3 downto 0);
                                                          --SRL
       shamt:
                    in STD_LOGIC_VECTOR(4 downto 0);
                                                          --SRL
                    buffer STD_LOGIC_VECTOR(31 downto 0);
       result:
       zero:
                    buffer STD_LOGIC);
end;
architecture behave of alu is
  signal condinvb, sum: STD_LOGIC_VECTOR(31 downto 0);
begin
  condinvb <= not b when alucontrol(3) else b;</pre>
  sum <= a + condinvb + alucontrol(3);</pre>
 process(all) begin
    case alucontrol(2 downto 0) is
      when "000" \Rightarrow result \Rightarrow a and b;
      when "001"
                   => result <= a or b;
      when "010"
                   => result <= sum;
     when "011"
                 => result <= (0 => sum(31), others => '0');
      when "100"
                   => result <= (condinvb >> shamt);
      when others => result <= (others => 'X');
    end case;
  end process;
  zero <= '1' when result = X"00000000" else '0';
end;
```

We modify the test code to include the extended instructions.

```
# mipstest.asm
# Sarah_Harris@hmc.edu 20 February 2012
# Test the MIPS processor.
# add, sub, and, or, slt, addi, lw, sw, beq, j
# If successful, it should write the value 4135 to address 92
        Assembly
                                                       Address Machine
                                 Description
       addi $2, $0, 5
                               # initialize $2 = 5
main:
                                                          20020005
        lui $2, 0xEFE
                               # $2 = 0x0EFE0000
                                                       4
                                                               3C020efe
        sll $2, $2, 4
                               # $2 = 0xEFE00000
                                                       R
                                                               00021100
        jal forward
                                                               0c000006
                                                       C
        addi $3, $0, 14
                               # not executed
                                                       10
                                                               2263000e
back:
       blez $2, here
                               # should be taken
                                                       14
                                                               18400002
forward:addi $3, $ra, -4
                               # $3 <= $ra - 4 = 12
                                                       18
                                                               23e3fffc
            back
                                                       1c
                                                               08000005
        i
here:
        addi $7, $3, -9
                               # initialize $7 = 3
                                                       20
                                                               2067fff7
        addi $6, $0, 5
                               # initialize $6 = 5
                                                       24
                                                               20060005
        or
             $4, $7, $6
                               # $4 <= 3 or 5 = 7
                                                       28
                                                               00e62025
        and $5, $3, $4
                               # $5 <= 12 \text{ and } 3 = 4
                                                        2c
                                                               00642824
        add $5, $5, $4
                               # $5 = 4 + 7 = 11
                                                       30
                                                               00a42820
        beg $5, $7, end
                               # shouldn't be taken
                                                       34
                                                               10a7000c
        slti $4, $3, 7
                               # $4 = 12 < 7 = 0
                                                       38
                                                              28640007
        beq $4, $0, around
                               # should be taken
                                                       3c
                                                             10800001
        addi $5, $0, 0
                               # shouldn't happen
                                                       40
                                                               20050000
                               # $4 = 3 < 5 = 1
                                                       44
around: slti $4, $7, 5
                                                               28e40005
```

```
$7, $4, $5
                                 # $7 = 1 + 11 = 12
        add
                                                          48
                                                                  00853820
             $7, $7, $6
                                 # $7 = 12 - 5 = 7
                                                                  00e63822
                                 \# [68+12] = [80] = 7
             $7, 68($3)
                                                          50
                                                                  ac670044
             $2, 88($0)
                                 # [88] = 0xEFE00000
        SW
                                                          54
                                                                  ac020058
                                # $2 = [80] = 7
             $2, 80($0)
                                                                   8c020050
        1h
             $3, 90($0)
                                 # $2 = 0xFFFFEFE0
                                                                   8403005a
        j
                                                          60
             end
                                 # should be taken
                                                                  0800001a
        addi $2, $0, 1
                                 # shouldn't happen
                                                          64
                                                                   20020001
end:
        sub $8, $2, $3
                                 # $8 = 7 - (-4128) = 4135 68
                                                                   00434022
                                 # [92] = 4135
             $8, 92($0)
                                                                   ac08005c
            FIGURE 7.10 Assembly and machine code for MIPS test program
```

Modified Testbench

SystemVerilog

```
module testbench();
                                                            library IEEE;
  logic
                                                            end;
 logic
                 reset;
                                                              component top
 logic [31:0] aluout, writedata, readdata;
 logic memwrite;
  // instantiate unit to be tested
  topsingle uut(clk, reset, readdata, writedata,
                 aluout, memwrite);
  // initialize test
  initial
    begin
      reset <= 1; # 22; reset <= 0;
                                                              process begin
                                                               clk <= '1';
                                                               clk <= '0';
  // generate clock to sequence tests
                                                              end process;
    begin
      clk <= 1; # 5; clk <= 0; # 5;
                                                              process begin
                                                               reset <= '1';
                                                               reset <= '0';
  // check results
 always @(negedge clk)
                                                              end process;
      if(memwrite & aluout == 92) begin
        if(writedata == 4135)
          $display("Simulation succeeded");
        else begin
          $display("Simulation failed");
        end
        $stop;
      end
    end
                                                                 end if;
endmodule
                                                               end if;
```

```
use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_UNSIGNED.all;
entity testbench is
architecture test of testbench is
    port(clk, reset:
                                        STD_LOGIC;
          readdata: inout STD_LOGIC_VECTOR(31 downto 0);
writedata, dataadr: inout STD_LOGIC_VECTOR(31 downto 0);
          memwrite:
                                  inout STD_LOGIC);
  signal readdata, writedata, dataadr:
  STD_LOGIC_VECTOR(31 downto 0);
signal clk, reset, memwrite: STD_LOGIC;
  -- instantiate device to be tested
 dut: top port map(clk, reset, readdata, writedata, dataadr, memwrite);
  -- Generate clock with 10 ns period
    wait for 5 ns;
    wait for 5 ns;
  -- Generate reset for first two clock cycles
    wait for 22 ns;
  -- check that 4135 gets written to address 92
  -- at end of program
  process (clk) begin
    if (clk'event and clk = '0' and memwrite = '1' and
        (conv_integer(dataadr) = 92)) then
      if (conv_integer(writedata) = 4135) then
  report "Just kidding: Simulation succeeded"
          severity failure;
        report "Simulation failed"
           severity failure;
  end process;
end;
```

Exercise 7.13

(a) srlv

First, we show the modifications to the ALU.




FIGURE 7.11 Modified ALU to support srlv

Next, we show the modifications to the ALU decoder.

ALUControl _{3:0}	Function
0000	A AND B
0001	A OR B
0010	A + B
0011	not used
1000	A AND \overline{B}
1001	A OR \overline{B}
1010	A - B
1011	SLT
0100	SRLV

FIGURE 7.12 Modified ALU operations to support srlv

ALUOp	Funct	ALUControl
00	X	0010 (add)
X1	X	1010 (subtract)
1X	100000 (add)	0010 (add)
1X	100010 (sub)	1010 (subtract)
1X	100100 (and)	0000 (and)
1X	100101 (or)	0001 (or)
1X	101010(slt)	1011 (set less than)
1X	000110 (srlv)	0100 (shift right logical variable)

TABLE 7.16 ALU decoder truth table

Next, we show the changes to the datapath. The only modification is the width of *ALUControl*. No changes are made to the datapath main control FSM.




FIGURE 7.13 Modified multicycle MIPS datapath to support \$11

(b)ori

We add a zero extension unit to the datapath, extend the *ALUSrcB* signal from 2 bits to 3 bits, and extend the SrcB multiplexer from 4 inputs to 5 inputs. We also modify the ALU decoder and main control FSM.




FIGURE 7.14 Modified datapath for Ori


ALUOp	Funct	ALUControl
00	X	010 (add)
01	X	110 (subtract)
11	X	001 (or)
10	100000 (add)	010 (add)
10	100010 (sub)	110 (subtract)
10	100100 (and)	000 (and)

TABLE 7.17 ALU decoder truth table

SOLUTIONS

ALUOp	Funct	ALUControl
10	100101 (or)	001 (or)
10	101010(slt)	111 (set less than)

TABLE 7.17 ALU decoder truth table




288

SOLUTIONS

chapter 7

(c) xori

First, we modify the ALU and the ALU decoder.




1

ALUControl _{3:0}	Function
0000	A AND B
0001	A OR B
0010	A + B
0011	not used
1000	A AND \overline{B}
1001	A OR \overline{B}
1010	A - B
1011	SLT
0100	A XOR B


ALUOp	Funct	ALUControl
00	X	0010 (add)
01	X	1010 (subtract)
11	X	0100 (xor)
10	100000 (add)	0010 (add)
10	100010 (sub)	1010 (subtract)
10	100100 (and)	0000 (and)
10	100101 (or)	0001 (or)
10	101010(slt)	1011 (set less than)

TABLE 7.18 ALU decoder truth table for xori

Next, we modify the datapath. We change the buswidth of the *ALUControl* signal from 3 bits to 4 bits and the *ALUSrcB* signal from 2 bits to 3 bits. We also extend the SrcB mux and add a zero-extension unit.



And finally, we modify the main control FSM.



(d) jr First, we extend the ALU Decoder for jr.


ALUOp	Funct	ALUControl
00	X	010 (add)
X1	X	110 (subtract)
1X	100000 (add)	010 (add)
1X	100010 (sub)	110 (subtract)
1X	100100 (and)	000 (and)
1X	100101 (or)	001 (or)

TABLE 7.19 ALU decoder truth table with jr

ALUOp	Funct	ALUControl
1X	101010(slt)	111 (set less than)
1X	001000(jr)	010 (add)

TABLE 7.19 ALU decoder truth table with jr

Next, we modify the main controller. The datapath requires no modification.



Exercise 7.14

(a) bne




FIGURE 7.15 Modified datapath for bne





FIGURE 7.16 Modified FSM for bne

7.14(b) 1b


295

^{*} The SE unit is a sign extension unit.




297

7.14 (c) 1bu



^{*} The ZE unit is a zero extension unit.



7.14 (d) andi





FIGURE 7.17 Modified datapath for andi


ALUOp	Funct	ALUControl
00	X	010 (add)
01	X	110 (subtract)
11	X	000 (and)
10	100000 (add)	010 (add)
10	100010 (sub)	110 (subtract)
10	100100 (and)	000 (and)
10	100101 (or)	001 (or)
10	101010(slt)	111 (set less than)

TABLE 7.20 ALU decoder truth table




Exercise 7.15


Yes, it is possible to add this instruction without modifying the register file. First we show the modifications to the datapath. The only modification is adding the rs field of the instruction ($Instruction_{25:21}$) to the input of the write address mux of the register file. RegDst must be expanded to two bits.




The finite state machine requires another state to write the rs register. If execution time is critical, another adder could be placed just after the A/B register to add 4 to A. Then in State 3, as memory is read, the register file could be written back with the incremented rs. In that case, lwinc would require the same number of cycles as lw. The penalty, however, would be chip area, and thus power and cost.




Exercise 7.16






Exercise 7.17

We add an enable signal, FlPtEn, to the result register.





Exercise 7.18

Your friend should work on the memory unit. It should have a delay of 225ps to equal the delay of the ALU plus multiplexer. The cycle time is now 300 ps.

Exercise 7.19

Because the ALU is not on the critical path, the speedup in performance of the ALU does not affect the cycle time. Thus, the cycle time, given in Example 7.8, is still 325 ps. Given the instruction mix in Example 7.7, the overall execution time for 100 billion instructions is still 133.9 seconds.

Exercise 7.20


No, Alyssa should not switch to the slower but lower power register file for her multicycle processor design.


Doubling the delay of the register file puts it on the critical path. (2 x 150 ps = 300 ps for a read). The critical path is:

$$T_c = t_{pcq} + \max(t_{\text{RFread}}, t_{\text{mux}} + t_{\text{mem}}) + t_{\text{setup}}$$

Because $t_{\rm RFread}$ (300 ps) is larger than $t_{\rm mux} + t_{\rm mem}$ (25 + 250 = 275 ps), the cycle time would increase by 25 ps with the slower but lower power register file.

Exercise 7.21





Exercise 7.22

Average
$$CPI = (0.25(6) + (0.52)(5) + (0.1 + 0.11)(4) + (0.02)(3) = 5$$

Exercise 7.23

$$4 + (3 + 4 + 3) \times 5 + 3 =$$
57 clock cycles

SOLUTIONS

309

The number of instructions executed is $1 + (3 \times 5) + 1 = 17$. Thus, the CPI = 57 clock cycles / 17 instructions = **3.35 CPI**

Exercise 7.24

```
(4 \times 3) + (4 + 3 + 4 + 4 + 3) \times 10 + (4 + 3) = 199 clock cycles
```

The number of instructions executed is $3 + (5 \times 10) + 2 = 55$. Thus, the CPI = 199 clock cycles / 55 instructions = **3.62 CPI**.

Exercise 7.25

MIPS Multicycle Processor SystemVerilog

```
module mips(input logic
                                clk, reset,
           output logic [31:0] adr, writedata,
           output logic
                                memwrite,
           input logic [31:0] readdata);
 logic
              zero, pcen, irwrite, regwrite,
              alusrca, iord, memtoreg, regdst;
 logic [1:0] alusrcb, pcsrc;
 logic [2:0] alucontrol;
 logic [5:0] op, funct;
 controller c(clk, reset, op, funct, zero,
              pcen, memwrite, irwrite, regwrite,
              alusrca, iord, memtoreg, regdst,
              alusrcb, pcsrc, alucontrol);
 datapath dp(clk, reset,
             pcen, irwrite, regwrite,
             alusrca, iord, memtoreg, regdst,
             alusrcb, pcsrc, alucontrol,
             op, funct, zero,
             adr, writedata, readdata);
endmodule
```

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity mips is -- multicycle MIPS processor
port(clk, reset: in STD_LOGIC;
     adr:
                         out STD LOGIC VECTOR(31 downto 0);
writedata:
                  inout STD_LOGIC_VECTOR(31 downto 0);
                        out STD_LOGIC;
      memwrite:
readdata:
                   in STD_LOGIC_VECTOR(31 downto 0));
end;
architecture struct of mips is
 component controller
   port(clk, reset:
                            in STD_LOGIC;
        op, funct:
                            in STD_LOGIC_VECTOR(5 downto 0);
                            in STD LOGIC;
        zero:
        pcen, memwrite:
                            out STD_LOGIC;
        irwrite, regwrite: out STD_LOGIC;
        alusrca, iord:
                            out STD_LOGIC;
        memtoreg, regdst: out STD_LOGIC;
                            out STD LOGIC VECTOR(1 downto 0);
        alusrcb, pcsrc:
        alucontrol:
                            out STD_LOGIC_VECTOR(2 downto 0));
end component;
 component datapath
                         in STD LOGIC;
port(clk, reset:
      pcen, irwrite:
                         in STD LOGIC;
       regwrite, alusrca: in STD LOGIC
      iord, memtoreg:
                         in STD_LOGIC;
      readst:
                         in STD LOGIC;
      alusrcb, pcsrc:
                         in STD LOGIC VECTOR(1 downto 0);
      alucontrol:
                         in STD_LOGIC_VECTOR(2 downto 0);
      readdata:
                         in STD_LOGIC_VECTOR(31 downto 0);
      op, funct:
                         out STD_LOGIC_VECTOR(5 downto 0);
      zero:
                         out STD LOGIC;
                         out STD_LOGIC_VECTOR(31 downto 0);
      adr:
      writedata:
                         inout STD_LOGIC_VECTOR(31 downto 0));
 end component;
 signal zero, pcen, irwrite, regwrite, alusrca, iord, memtoreg,
        regdst: STD LOGIC;
 signal alusrcb, pcsrc: STD_LOGIC_VECTOR(1 downto 0);
 signal alucontrol: STD_LOGIC_VECTOR(2 downto 0);
 signal op, funct: STD_LOGIC_VECTOR(5 downto 0);
begin
 c: controller port map(clk, reset, op, funct, zero,
                        pcen, memwrite, irwrite, regwrite,
                        alusrca, iord, memtoreg, regdst,
                        alusrcb, pcsrc, alucontrol);
 dp: datapath port map(clk, reset,
                       pcen, irwrite, regwrite,
                       alusrca, iord, memtoreg, regdst,
                       alusrcb, pcsrc, alucontrol,
                       readdata, op, funct, zero,
                       adr. writedata);
```

MIPS Multicycle Control

SystemVerilog

```
module controller(input logic
                                     clk, reset,
                  input
                        logic [5:0] op, funct,
                  input logic
                                    zero,
                 output logic
                                    pcen, memwrite,
                                  irwrite, regwrite,
                  output logic
                                    alusrca, iord,
                                   memtoreg, regdst,
                  output logic [1:0] alusrcb, pcsrc,
                  output logic [2:0] alucontrol);
 logic [1:0] aluop;
  logic
             branch, pcwrite;
                                                              op:
 // Main Decoder and ALU Decoder subunits.
 maindec md(clk, reset, op,
            pcwrite, memwrite, irwrite, regwrite,
           alusrca, branch, iord, memtoreg, regdst,
            alusrcb, pcsrc, aluop);
 aludec ad(funct, aluop, alucontrol);
                                                              aluop:
 assign pcen = pcwrite | (branch & zero);
                                                              aluop:
endmodule
                                                        begin
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity controller is -- multicycle control decoder
port(clk, reset: in STD_LOGIC;
      op, funct:
                           in STD_LOGIC_VECTOR(5 downto 0);
                           in STD_LOGIC;
      pcen, memwrite:
                          out STD_LOGIC;
      irwrite, regwrite: out STD_LOGIC;
      alusrca, iord:
                       out STD_LOGIC;
       memtoreg, regdst: out STD_LOGIC;
       alusrcb, pcsrc:
                          out STD_LOGIC_VECTOR(1 downto 0);
      alucontrol:
                          out STD LOGIC VECTOR(2 downto 0));
architecture struct of controller is
  component maindec
    port(clk, reset:
                             in STD_LOGIC;
                             in STD_LOGIC_VECTOR(5 downto 0);
         pcwrite, memwrite: out STD_LOGIC;
         irwrite, regwrite: out STD_LOGIC;
         alusrca, branch:
                            out STD LOGIC;
         iord, memtoreg:
                             out STD_LOGIC;
         regdst:
                             out STD_LOGIC;
        alusrcb, pcsrc:
                             out STD LOGIC VECTOR(1 downto 0);
                             out STD_LOGIC_VECTOR(1 downto 0));
  end component;
  component aludec
    port(funct: in STD_LOGIC_VECTOR(5 downto 0);
                    in STD LOGIC VECTOR(1 downto 0);
         alucontrol: out STD_LOGIC_VECTOR(2 downto 0));
  end component;
  signal aluop: STD_LOGIC_VECTOR(1 downto 0);
  signal branch, pcwrite: STD_LOGIC;
  md: maindec port map(clk, reset, op,
                       powrite, memwrite, irwrite, regwrite,
                       alusrca, branch, iord, memtoreg, regdst,
                       alusrcb, pcsrc, aluop);
  ad: aludec port map(funct, aluop, alucontrol);
  pcen <= pcwrite or (branch and zero);
end;
```

SOLUTIONS

311

MIPS Multicycle Main Decoder FSM SystemVerilog

```
module maindec(input logic
                                 clk, reset,
              input
                     logic [5:0] op,
              output logic
                                pcwrite, memwrite,
                                 irwrite, regwrite,
           output logic
                             alusrca, branch, iord,
                                 memtoreg, regdst,
              output logic [1:0] alusrcb, pcsrc,
              output logic [1:0] aluop);
 typedef enum logic [3:0] {FETCH, DECODE, MEMADR,
                       MEMRD, MEMWB, MEMWR, RTYPEEX,
                           RTYPEWB, BEQEX, ADDIEX,
                           ADDIWB, JEX } statetype;
 statetype [3:0] state, nextstate;
                     = 6'b100011;// Opcode for lw
 parameter
             LW
                     = 6'b101011;// Opcode for sw
            SW
 parameter
            RTYPE = 6'b000000;// Opcode for R-type
 parameter
 parameter BEQ
                   = 6'b000100;// Opcode for beq
 parameter ADDI
                     = 6'b001000;// Opcode for addi
 parameter J
                     = 6'b000010;// Opcode for j
 reg [3:0] state, nextstate;
 reg [14:0] controls;
 // state register
 always_ff @(posedge clk or posedge reset)
   if (reset) state <= FETCH;
   else state <= nextstate;
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity maindec is -- main control decoder
                         in STD_LOGIC;
 port(clk, reset:
      op:
                          in STD_LOGIC_VECTOR(5 downto 0);
      pcwrite, memwrite: out STD_LOGIC;
      irwrite, regwrite: out STD_LOGIC;
      alusrca, branch:
                         out STD LOGIC;
                          out STD_LOGIC;
      iord, memtoreg:
  alusrcb, pcsrc: out STD_LOGIC_VECTOR(1 downto 0);
aluop:
                    out STD_LOGIC_VECTOR(1 downto 0));
end;
architecture behave of maindec is
 type statetype is (FETCH, DECODE, MEMADR, MEMRD, MEMWB, MEMWR,
                    RTYPEEX, RTYPEWB, BEQEX, ADDIEX, ADDIWB, JEX);
  signal state, nextstate: statetype;
 signal controls: STD_LOGIC_VECTOR(14 downto 0);
begin
  --state register
 process(clk, reset) begin
    if reset then state <= FETCH;
    elsif rising_edge(clk) then
     state <= nextstate;
   end if;
  end process;
  -- next state logic
  process(all) begin
   case state is
     when FETCH =>
                             nextstate <= DECODE;
      when DECODE =>
         case op is
  when "100011" => nextstate <= MEMADR;</pre>
            when "101011" => nextstate <= MEMADR;
            when "000000" => nextstate <= RTYPEEX;
           when "000100" => nextstate <= BEOEX;
            when "001000" => nextstate <= ADDIEX;
            when "000010" => nextstate <= JEX;
                         => nextstate <= FETCH; -- should never happen
            when others
         end case;
     when MEMADR =>
         case op is
           when "100011" => nextstate <= MEMRD;
            when "101011" => nextstate <= MEMWR;
           when others => nextstate <= FETCH; -- should never happen
         end case;
     when MEMRD =>
                         nextstate <= MEMWB;
     when MEMWB =>
                             nextstate <= FETCH;
      when MEMWR =>
                             nextstate <= FETCH;
      when RTVDEEX =>
                             nextstate <= RTYPEWB;
     when RTYPEWB =>
                             nextstate <= FETCH;
     when BEQEX =>
                             nextstate <= FETCH;
      when ADDIEX =>
                             nextstate <= ADDIWB;
     when JEX =>
                             nextstate <= FETCH;
     when others =>
                             nextstate <= FETCH; -- should never happen
    end case;
  end process;
```

SystemVerilog

```
// next state logic
 always_comb
    case(state)
     FETCH:
              nextstate <= DECODE;
     DECODE: case(op)
                 LW:
                         nextstate <= MEMADR;
                 SW:
                         nextstate <= MEMADR;
                         nextstate <= RTYPEEX;
                 RTYPE:
                          nextstate <= BEOEX;
                 BEO:
                 ADDI:
                          nextstate <= ADDIEX;
                 J:
                          nextstate <= JEX;
                 default: nextstate <= FETCH;</pre>
                  // default should never happen
               endcase
     MEMADR:
              case(op)
                 LW:
                          nextstate <= MEMRD;
                 SW:
                         nextstate <= MEMWR;
                 default: nextstate <= FETCH;</pre>
                 // default should never happen
     MEMRD:
              nextstate <= MEMWB;
     MEMWB:
              nextstate <= FETCH;
     MEMWR:
              nextstate <= FETCH;
     RTYPEEX: nextstate <= RTYPEWB;
     RTYPEWB: nextstate <= FETCH;
     BEOEX:
              nextstate <= FETCH;
     ADDIEX: nextstate <= ADDIWB;
     ADDIWB: nextstate <= FETCH;
     JEX:
              nextstate <= FETCH;
     default: nextstate <= FETCH;
                    // default should never happen
    endcase
  // output logic
 assign {pcwrite, memwrite, irwrite, regwrite,
          alusrca, branch, iord, memtoreg, regdst,
          alusrcb, pcsrc, aluop} = controls;
    always_comb
    case (state)
     FETCH:
              controls <= 15'b1010_00000_0100_00;
     DECODE: controls <= 15'b0000_00000_1100_00;</pre>
     MEMADR: controls <= 15'b0000_10000_1000_00;
     MEMRD:
              controls <= 15'b0000_00100_0000_00;
              controls <= 15'b0001_00010_0000_00;
     MEMWB:
     MEMWR: controls <= 15'b0100_00100_0000_00;
     RTYPEEX: controls <= 15'b0000_10000_0000_10;</pre>
     RTYPEWB: controls <= 15'b0001_00001_0000_00;
     BEQEX: controls <= 15'b0000_11000_0001_01;
     ADDIEX: controls <= 15'b0000_10000_1000_00;
     ADDIWB: controls <= 15'b0001_00000_0000_00;
           controls <= 15'b1000_00000_0010_00;
     default: controls <= 15'b0000_xxxxx_xxxx_xx;
    endcase
endmodule
```

```
-- output logic
process(all) begin
  case state is
    when FETCH
                 => controls <= "101000000010000";
                => controls <= "00000000110000";
    when DECODE
    when MEMADR => controls <= "000010000100000";
    when MEMRD
                => controls <= "000000100000000";
    when MEMWB
                => controls <= "000100010000000";
               => controls <= "010000100000000";
    when MEMWR
    when RTYPEEX => controls <= "0000100000000010";
    when RTYPEWB => controls <= "000100001000000";
    when BEQEX => controls <= "000011000000101";
   when ADDIEX => controls <= "000010000100000";
    when ADDIWB => controls <= "000100000000000";
                => controls <= "100000000001000";
    when JEX
    when others => controls <= "-----
  end case;
end process;
pcwrite <= controls(14);
memwrite <= controls(13);
irwrite <= controls(12);
regwrite <= controls(11);
alusrca <= controls(10);
branch <= controls(9);
iord
        <= controls(8);
memtoreg <= controls(7);
regdst <= controls(6);
alusrcb <= controls(5 downto 4);
pesre
         <= controls(3 downto 2);
aluop
        <= controls(1 downto 0);
```

SOLUTIONS

313

MIPS Multicycle ALU Decoder SystemVerilog

```
module aludec(input logic [5:0] funct,
             input logic [1:0] aluop,
             output logic [2:0] alucontrol);
   always_comb
   case(aluop)
     2'b00: alucontrol <= 3'b010; // add
     2'b01: alucontrol <= 3'b110; // sub
     default: case(funct)
                                   // RTYPE
         6'b100000: alucontrol <= 3'b010; // ADD
         6'b100010: alucontrol <= 3'b110; // SUB
         6'b100100: alucontrol <= 3'b000; // AND
         6'b100101: alucontrol <= 3'b001; // OR
         6'b101010: alucontrol <= 3'b111; // SLT
         default: alucontrol <= 3'bxxx; // ???
       endcase
   endcase
```

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity aludec is -- ALU control decoder
 port(funct: in STD_LOGIC_VECTOR(5 downto 0);
      aluop:
                  in STD_LOGIC_VECTOR(1 downto 0);
      alucontrol: out STD_LOGIC_VECTOR(2 downto 0));
architecture behave of aludec is
 process(all) begin
   case aluop is
     when "00" => alucontrol <= "010"; -- add (for lb/sb/addi)
     when "01" => alucontrol <= "110"; -- sub (for beg)
when "11" => alucontrol <= "111"; -- slt (for slti)
     when "100010" => alucontrol <= "110"; -- sub
                        when "100100" => alucontrol <= "000"; -- and
                        when "100101" => alucontrol <= "001"; -- or
                        when "101010" => alucontrol <= "111"; -- slt
                        when others => alucontrol <= "---"; -- ???
   end case;
 end process;
end;
```

endmodule

MIPS Multicycle Datapath

SystemVerilog

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_ARITH.all;
module datapath(input logic
                                           clk, reset,
                                                                    entity datapath is -- MIPS datapath
                   input logic
                                            pcen, irwrite,
                                                                                          in STD_LOGIC;
                                                                     port(clk, reset:
                   input logic
                                           regwrite,
                                                                         pcen, irwrite:
                                                                                              STD LOGIC
                   input logic
                                                                          regwrite, alusrca: in
                                                                                             STD_LOGIC;
                                           alusrca, iord,
                                                                         iord, memtoreg:
                                                                                          in STD LOGIC;
                                           memtoreg, regdst,
                                                                         readst:
                                                                                          in STD LOGIC;
                   input logic [1:0] alusrcb, pcsrc,
                                                                         alusrcb, pcsrc:
                                                                                          in STD_LOGIC_VECTOR(1 downto 0);
                                                                          alucontrol:
                                                                                          in STD_LOGIC_VECTOR(2 downto 0);
                   input logic [2:0] alucontrol,
                                                                         readdata:
                                                                                          in STD_LOGIC_VECTOR(31 downto 0);
                   output logic [5:0] op, funct,
                                                                         op, funct:
                                                                                          out STD LOGIC VECTOR(5 downto 0);
                   output logic
                                            zero,
                                                                         zero:
                                                                                          out STD LOGIC;
                                                                                          out STD_LOGIC_VECTOR(31 downto 0);
                   output logic [31:0] adr, writedata,
                                                                          writedata:
                                                                                          inout STD_LOGIC_VECTOR(31 downto 0));
                   input logic [31:0] readdata);
                                                                   end:
  // Internal signals of the datapath module.
                                                                   architecture struct of datapath is
                                                                     component alu
                                                                       port(A, B: in
                                                                                      STD LOGIC VECTOR(31 downto 0);
  logic [4:0] writereg;
                                                                                in STD_LOGIC_VECTOR(2 downto 0);
buffer STD_LOGIC_VECTOR(31 downto 0);
                                                                           F:
                                                                                in
  logic [31:0] pcnext, pc;
                                                                           Υ:
                                                                           Zero: out STD_LOGIC);
  logic [31:0] instr, data, srca, srcb;
                                                                     end component;
  logic [31:0] a;
                                                                     component regfile
                                                                                         in STD LOGIC;
  logic [31:0] aluresult, aluout;
                                                                       port(clk:
                                                                           we3:
                                                                                         in STD_LOGIC;
  logic [31:0] signimm; // sign-extended immediate
                                                                           ral, ra2, wa3: in STD_LOGIC_VECTOR(4 downto 0);
  logic [31:0] signimmsh; // sign-extended immediate
                                                                           wd3:
                                                                                         in STD LOGIC VECTOR(31 downto 0);
                              // shifted left by 2
                                                                           rd1, rd2:
                                                                                         out STD LOGIC VECTOR(31 downto 0));
                                                                     end component;
  logic [31:0] wd3, rd1, rd2;
                                                                     component adder
                                                                       port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
                                                                               out STD_LOGIC_VECTOR(31 downto 0));
  // op and funct fields to controller
                                                                           у:
                                                                     end component;
  assign op = instr[31:26];
                                                                     component sl2
  assign funct = instr[5:0];
                                                                       port(a: in STD_LOGIC_VECTOR(31 downto 0);
                                                                           y: out STD_LOGIC_VECTOR(31 downto 0));
                                                                     end component;
  // datapath
                                                                     component signext
  flopenr #(32) pcreg(clk, reset, pcen, pcnext, pc);
                                                                       port(a: in STD_LOGIC_VECTOR(15 downto 0);
            #(32) adrmux(pc, aluout, iord, adr);
                                                                           y: out STD_LOGIC_VECTOR(31 downto 0));
                                                                     end component;
  flopenr #(32) instrreg(clk, reset, irwrite,
                                                                     component floor generic(width: integer);
                              readdata, instr);
                                                                       port(clk, reset: in STD_LOGIC;
                                                                                      in STD_LOGIC_VECTOR(width-1 downto 0);
                                                                           d:
  floor
            #(32) datareg(clk, reset, readdata, data);
                                                                           q:
                                                                                      out STD_LOGIC_VECTOR(width-1 downto 0));
 mux2
           #(5) regdstmux(instr[20:16], instr[15:11],
                                                                     end component;
                               regdst, writereg);
                                                                     component flopenr generic(width: integer);
            #(32) wdmux(aluout, data, memtoreg, wd3);
                                                                       port(clk, reset: in STD_LOGIC;
  mux2
                                                                                      in STD_LOGIC;
                                                                           en:
  regfile
                   rf(clk, regwrite, instr[25:21],
                                                                           d:
                                                                                      in STD_LOGIC_VECTOR(width-1 downto 0);
                       instr[20:16],
                                                                           α:
                                                                                      out STD LOGIC VECTOR(width-1 downto 0));
                                                                     end component;
                       writereg, wd3, rd1, rd2);
                                                                     component mux2 generic(width: integer);
                   se(instr[15:0], signimm);
  signext.
                                                                       port(d0, d1: in STD_LOGIC_VECTOR(width-1 downto 0);
  s12
                   immsh(signimm, signimmsh);
                                                                           s:
                                                                                  in STD LOGIC;
                                                                                  out STD_LOGIC_VECTOR(width-1 downto 0));
  flopr
            #(32) areg(clk, reset, rd1, a);
                                                                           v:
                                                                     end component;
            #(32) breg(clk, reset, rd2, writedata);
  flopr
                                                                     component mux3 generic(width: integer);
            #(32) srcamux(pc, a, alusrca, srca);
  mux2
                                                                       port(d0, d1, d2: in STD_LOGIC_VECTOR(width-1 downto 0);
                                                                                      in STD LOGIC VECTOR(1 downto 0);
            #(32) srcbmux(writedata, 32'b100,
                                                                           s:
  mux4
                                                                           у:
                                                                                      out STD_LOGIC_VECTOR(width-1 downto 0));
                             signimm, signimmsh,
                                                                     end component;
                             alusrcb, srcb);
                                                                     component mux4 generic(width: integer);
                                                                       port(d0, d1, d2, d3: in STD_LOGIC_VECTOR(width-1 downto 0);
  alu
                   alu(srca, srcb, alucontrol,
                                                                                         in STD LOGIC VECTOR(1 downto 0);
                                                                         s:
                        aluresult, zero);
                                                                         v:
                                                                                         out STD_LOGIC_VECTOR(width-1 downto 0));
           #(32) alureg(clk, reset, aluresult, aluout);
 flopr
                                                                     end component;
                                                                     signal writereg: STD_LOGIC_VECTOR(4 downto 0);
  mux3
            #(32) pcmux(aluresult, aluout,
                                                                     signal pcnext, pc, instr, data, srca, srcb, a,
    aluresult, aluout, signimm, signimmsh, wd3, rd1, rd2, pcjump:
                        {pc[31:28], instr[25:0], 2'b00},
                          pcsrc, pcnext);
                                                                                    STD_LOGIC_VECTOR(31 downto 0);
```

endmodule

SOLUTIONS

315

(continued from previous page)

```
begin
 --- op and funct fields to controller
op <= instr(31 downto 26);</p>
  funct <= instr(5 downto 0);</pre>
  -- datapath
 pcreg: flopenr generic map(32) port map(clk, reset, pcen, pcnext, pc);
 adrmux: mux2 generic map(32) port map(pc, aluout, iord, adr);
  instrreg: flopenr generic map(32) port map(clk, reset, irwrite,
                                              readdata, instr);
 datareg: flopr generic map(32) port map(clk, reset, readdata, data);
 regdstmux: mux2 generic map(5) port map(instr(20 downto 16),
                                           instr(15 downto 11),
                                           regdst, writereg);
 wdmux: mux2 generic map(32) port map(aluout, data, memtoreg, wd3);
 rf: regfile port map(clk, regwrite, instr(25 downto 21),
                       instr(20 downto 16),
                   writereg, wd3, rd1, rd2);
  se: signext port map(instr(15 downto 0), signimm);
 immsh: s12 port map(signimm, signimmsh);
areg: flopr generic map(32) port map(clk, reset, rdl, a);
 breg: flopr generic map(32) port map(clk, reset, rd2, writedata);
 srcamux: mux2 generic map(32) port map(pc, a, alusrca, srca);
 srcbmux: mux4 generic map(32) port map(writedata,
                   signimm, signimmsh, alusrcb, srcb);
  alu32: alu port map(srca, srcb, alucontrol, aluresult, zero);
  alureg: flopr generic map(32) port map(clk, reset, aluresult, aluout);
 pcjump <= pc(31 downto 28)&instr(25 downto 0)&"00";
 pcmux: mux3 generic map(32) port map(aluresult, aluout,
                                       pcjump, pcsrc, pcnext);
end;
```

The following HDL describes the building blocks that are used in the MIPS multicycle processor that are not found in Section 7.6.2.

MIPS Multicycle Building Blocks

SystemVerilog

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all; use IEEE.STD LOGIC ARITH.all;
module flopenr #(parameter WIDTH = 8)
                                                                       entity flopenr is -- flip-flop with asynchronous reset
                    (input logic
                                                     clk, reset,
                                                                        generic(width: integer);
                     input logic en input logic [WIDTH-1:0] d,
                                                     en,
                                                                        port(clk, reset: in STD_LOGIC;
                                                                                   in STD_LOGIC;
                                                                             en:
                                                                                       in STD_LOGIC_VECTOR(width-1 downto 0);
                                                                             d:
                     output logic [WIDTH-1:0] q);
                                                                                        out STD_LOGIC_VECTOR(width-1 downto 0));
                                                                             q:
  always_ff @(posedge clk, posedge reset)
                                                                       architecture asynchronous of flopenr is
              (reset) q <= 0;
                                                                       begin
     else if (en)
                      q <= d;
                                                                        process(clk, reset) begin
                                                                          if reset then q <= CONV_STD_LOGIC_VECTOR(0, width);
endmodule
                                                                          elsif rising_edge(clk) and en = '1' then
                                                                           a <= d;
module mux3 #(parameter WIDTH = 8)
                (input logic [WIDTH-1:0] d0, d1, d2,
                                                                        end process;
                                                                       end:
                 input logic [1:0]
                                                s,
                 output logic [WIDTH-1:0] y);
                                                                       library IEEE; use IEEE.STD_LOGIC_1164.all;
                                                                       entity mux3 is -- three-input multiplexer
  assign #1 y = s[1] ? d2 : (s[0] ? d1 : d0);
                                                                        generic(width: integer);
endmodule
                                                                        port(d0, d1, d2: in STD_LOGIC_VECTOR(width-1 downto 0);
s: in STD_LOGIC_VECTOR(1 downto 0);
                                                                                        out STD_LOGIC_VECTOR(width-1 downto 0));
module mux4 #(parameter WIDTH = 8)
                                                                       end:
               (input logic [WIDTH-1:0] d0, d1, d2, d3,
                                                                       architecture behave of mux3 is
                 input logic [1:0]
                                              s,
                 output logic [WIDTH-1:0] y);
                                                                        process(all) begin
                                                                          case s is
                                                                            when "00" => y <= d0;
   always_comb
                                                                            when "01" => y <= d1;
when "10" => y <= d2;
       case(s)
           2'b00: y <= d0;
                                                                            when others \Rightarrow y \iff d0;
           2'b01: y <= d1;
                                                                          end case;
                                                                        end process;
           2'b10: y <= d2;
                                                                       end;
           2'b11: y <= d3;
       endcase
                                                                       library IEEE; use IEEE.STD_LOGIC_1164.all;
endmodule
                                                                       entity mux4 is -- four-input multiplexer
                                                                        generic(width: integer);
                                                                        port(d0, d1, d2, d3: in STD_LOGIC_VECTOR(width-1 downto 0);
                                                                             s:
                                                                                        in STD_LOGIC_VECTOR(1 downto 0);
                                                                                           out STD_LOGIC_VECTOR(width-1 downto 0));
                                                                             у:
                                                                       architecture behave of mux4 is
                                                                       begin
                                                                        process(all) begin
                                                                          case s is
                                                                            when "00" => y <= d0;
                                                                            when "01" => y <= d1;
                                                                            when "10" => y <= d2;
                                                                            when "11" => y <= d3;
                                                                            when others => y <= d0; -- should never happen
                                                                          end case;
                                                                        end process;
```

Exercise 7.26

endmodule

We modify the MIPS multicycle processor to implement all instructions from Exercise 7.13.

SystemVerilog

```
module top(input logic
                              clk, reset,
           output logic [31:0] writedata, dataadr,
           output logic
                             memwrite);
  logic [31:0] pc, instr, readdata;
  // instantiate processor and memories
  mips mips(clk, reset, pc, instr, memwrite, dataadr,
            writedata, readdata);
  imem imem(pc[7:2], instr);
  dmem dmem(clk, memwrite, dataadr, writedata, readdata);
endmodule
module dmem(input logic
                              clk, we,
            input logic [31:0] a, wd,
            output logic [31:0] rd);
  logic [31:0] RAM[63:0];
  assign rd = RAM[a[31:2]]; // word aligned
  always_ff @(posedge clk)
    if (we) RAM[a[31:2]] \le wd;
endmodule
module imem(input logic [5:0] a,
            output logic [31:0] rd);
  logic [31:0] RAM[63:0];
  initial
      $readmemh("memfile.dat",RAM);
  assign rd = RAM[a]; // word aligned
endmodule
module top(input logic
                              clk, reset,
           output logic [31:0] writedata, adr,
           output logic
                             memwrite);
  logic [31:0] readdata;
  // instantiate processor and memory
  mips mips(clk, reset, adr, writedata, memwrite,
           readdata);
  mem mem(clk, memwrite, adr, writedata,
             readdata);
```

```
module mips(input logic
                              clk, reset,
            output logic [31:0] adr, writedata,
            output logic memwrite,
            input logic [31:0] readdata);
 logic zero, pcen, irwrite, regwrite,
       alusrca, iord, memtoreg, regdst;
 logic [2:0] alusrcb;
                         // ORI, XORI
 logic [1:0] pcsrc;
logic [3:0] alucontrol; // SRLV
 logic [5:0] op, funct;
 controller c(clk, reset, op, funct, zero,
              pcen, memwrite, irwrite, regwrite,
              alusrca, iord, memtoreg, regdst,
              alusrcb, pcsrc, alucontrol);
 datapath dp(clk, reset,
             pcen, irwrite, regwrite,
              alusrca, iord, memtoreg, regdst,
              alusrcb, pcsrc, alucontrol,
              op, funct, zero,
              adr, writedata, readdata);
endmodule
module controller(input logic
                                    clk, reset,
                  input logic [5:0] op, funct,
                  input logic zero,
                  output logic
                                   pcen, memwrite,
                                    irwrite, regwrite,
                  output logic
                                    alusrca, iord,
                  output logic
                                    memtoreg, regdst,
                  output logic [2:0] alusrcb,
                                   // ORI, XORI
                  output logic [1:0] pcsrc,
                  output logic [3:0] alucontrol); // SRLV
 logic [2:0] aluop; // XORI
             branch, pcwrite;
 logic
  // Main Decoder and ALU Decoder subunits.
 maindec md(clk, reset, op,
            pcwrite, memwrite, irwrite, regwrite,
            alusrca, branch, iord, memtoreg, regdst,
            alusrcb, pcsrc, aluop);
 aludec ad(funct, aluop, alucontrol);
 assign pcen = pcwrite | (branch & zero);
endmodule
module maindec(input
                           clk, reset,
              input [5:0] op,
              output
                           pcwrite, memwrite,
                            irwrite, regwrite,
                            alusrca, branch,
              output
                            iord, memtoreg, regdst,
               output [2:0] alusrcb, // ORI, XORI
              output [1:0] pcsrc,
              output [2:0] aluop);// SRLV, XORI
  typedef enum logic [4:0] {FETCH, DECODE, MEMADR,
   MEMRD, MEMWB, MEMWR, RTYPEEX, RTYPEWB, BEQEX,
   ADDIEX, ADDIWB, JEX, ORIEX, ORIWB, XORIEX,
   XORIWB } statetype;
 statetype [4:0] state, nextstate;
```

```
parameter RTYPE = 6'b000000;
 parameter LW =
                   6'b100011;
 parameter SW =
                   6'b101011;
 parameter BEQ = 6'b000100;
 parameter ADDI = 6'b001000;
 parameter J = 6'b000010;
 parameter ORI = 6'b001101;
 parameter XORI = 6'b001110;
 logic [16:0] controls; // ORI, XORI
 // state register
 always_ff @(posedge clk or posedge reset)
   if(reset) state <= FETCH;</pre>
   else state <= nextstate;
 // next state logic
 always comb
   case(state)
     FETCH: nextstate <= DECODE;
     DECODE: case(op)
                LW:
                         nextstate <= MEMADR;
                SW:
                         nextstate <= MEMADR;
                RTYPE: nextstate <= RTYPEEX;
                BEQ:
                        nextstate <= BEQEX;
                ADDI: nextstate <= ADDIEX;
                      nextstate <= JEX;
                τ:
                 ORI:
                         nextstate <= ORIEX; // ORI
                XORI:
                         nextstate <= XORIEX; // XORI
                 default: nextstate <= FETCH;</pre>
                    // should never happen
              endcase
     MEMADR: case(op)
                LW:
                         nextstate <= MEMRD;
                 SW:
                         nextstate <= MEMWR;
                default: nextstate <= FETCH;
                    // should never happen
              endcase
     MEMRD: nextstate <= MEMWB;
     MEMWB: nextstate <= FETCH;
     MEMWR:
             nextstate <= FETCH;
     RTYPEEX: nextstate <= RTYPEWB;
     RTYPEWB: nextstate <= FETCH;
     BEQEX: nextstate <= FETCH;
     ADDIEX: nextstate <= ADDIWB;
     ADDIWB: nextstate <= FETCH;
     JEX:
              nextstate <= FETCH;
     ORIEX:
             nextstate <= ORIWB; // ORI
     ORIWB: nextstate <= FETCH; // ORI
XORIEX: nextstate <= XORIWB; // XORI
     XORIWB: nextstate <= FETCH; // XORI</pre>
     default: nextstate <= FETCH;
           // should never happen
   endcase
// output logic
 assign {pcwrite, memwrite, irwrite, regwrite,
         alusrca, branch, iord, memtoreg, regdst,
         alusrcb, pcsrc,
         aluop} = controls; // extend aluop to 3 bits // XORI, SRLV
 always_comb
   case(state)
    FETCH: controls <= 19'b1010_00000_00100_000;
    DECODE: controls <= 19'b0000_00000_01100_000;</pre>
```

```
MEMADR: controls <= 19'b0000_10000_01000_000;
             controls <= 19'b0000_00100_00000_000;
            controls <= 19'b0001_00010_00000_000;
    MEMWB:
    MEMWR: controls <= 19'b0100_00100_00000_000;
    RTYPEEX: controls <= 19'b0000_10000_00000_010;
    RTYPEWB: controls <= 19'b0001_00001_00000_000;
    BEQEX: controls <= 19'b0000_11000_00001_001;
    ADDIEX: controls <= 19'b0000_10000_01000_000;
    ADDIWB: controls <= 19'b0001_00000_00000_000;
             controls <= 19'b1000_00000_00010_000;
    JEX:
             controls <= 19'b0000_10000_10000_011;
    ORIEX:
                                                      // ORI
    ORIWB: controls <= 19'b0001_00000_0000_000;
                                                      // ORI
    XORIEX: controls <= 19'b0000_10000_10000_100;</pre>
                                                     // XORI
    XORIWB: controls <= 19'b0001_00000_0000_000;</pre>
                                                     // XORI
    default: controls <= 19'b0000_xxxxxx_xxxxx_xxxx_x;</pre>
                       // should never happen
   endcase
endmodule
module aludec(input logic [5:0] funct,
              input logic [2:0] aluop,
              output logic [3:0] alucontrol);
   always_comb
   case(aluop)
      3'b000: alucontrol <= 4'b0010; // add
     3'b001: alucontrol <= 4'b1010; // sub
     3'b011: alucontrol <= 4'b0001; // or // ORI
      3'b100: alucontrol <= 4'b0101; // xor // XORI
      3'b010: case(funct)
                                   // RTYPE
          6'b100000: alucontrol <= 4'b0010; // ADD
          6'b100010: alucontrol <= 4'b1010; // SUB
          6'b100100: alucontrol <= 4'b0000; // AND
          6'b100101: alucontrol <= 4'b0001; // OR
          6'b101010: alucontrol <= 4'b1011; // SLT
          6'b000110: alucontrol <= 4'b0100; // SRLV
          default: alucontrol <= 4'bxxxx; // ???
        endcase
     default: alucontrol <= 4'bxxxx; // ???
    endcase
endmodule
module datapath(input logic
                                    clk, reset,
               input logic
                                   pcen, irwrite,
                input logic
                                   regwrite,
                input logic
                                    alusrca, iord,
                                    memtoreg, regdst,
                input logic [2:0] alusrcb,//ORI, XORI
input logic [1:0] pcsrc,
                input logic [3:0] alucontrol,// SRLV
                output logic [5:0] op, funct,
                output logic
                                    zero,
                output logic [31:0] adr, writedata,
                input logic [31:0] readdata);
  // Internal signals of the datapath module
 logic [4:0] writereg;
 logic [31:0] pcnext, pc;
 logic [31:0] instr, data, srca, srcb;
 logic [31:0] a;
  logic [31:0] aluresult, aluout;
 logic [31:0] signimm; // the sign-extended imm
 logic [31:0] zeroimm; // the zero-extended imm
```

321

```
// ORI, XORI
 logic [31:0] signimmsh; // the sign-extended imm << 2
 logic [31:0] wd3, rd1, rd2;
 // op and funct fields to controller
 assign op = instr[31:26];
 assign funct = instr[5:0];
  // datapath
 flopenr #(32) pcreg(clk, reset, pcen, pcnext, pc);
         #(32) adrmux(pc, aluout, iord, adr);
 mux2
 flopenr #(32) instrreg(clk, reset, irwrite,
                        readdata, instr);
         #(32) datareg(clk, reset, readdata, data);
 flopr
         #(5) regdstmux(instr[20:16],
 mux2
                         instr[15:11], regdst, writereg);
         #(32) wdmux(aluout, data, memtoreg, wd3);
 mux2
 regfile
               rf(clk, regwrite, instr[25:21],
                  instr[20:16],
                  writereg, wd3, rd1, rd2);
 signext
               se(instr[15:0], signimm);
               ze(instr[15:0], zeroimm); // ORI, XORI
 zeroext
 s12
               immsh(signimm, signimmsh);
         #(32) areg(clk, reset, rd1, a);
 flopr
         #(32) breg(clk, reset, rd2, writedata);
 mux2
         #(32) srcamux(pc, a, alusrca, srca);
 mux5
         #(32) srcbmux(writedata, 32'b100,
                       signimm, signimmsh,
                       zeroimm, // ORI, XORI
                       alusrcb, srcb);
               alu(srca, srcb, alucontrol, rd1[4:0],
 alu
                   aluresult, zero); // SRLV
 flopr
         #(32) alureg(clk, reset, aluresult, aluout);
 mux3
         #(32) pcmux(aluresult, aluout,
                     {pc[31:28], instr[25:0], 2'b00},
                     pcsrc, pcnext);
endmodule
input logic [4:0] shamt, // SRLV
          output logic [31:0] Y, output Zero);
 logic [31:0] S, Bout;
 assign Bout = F[3] ? ~B : B; // SRLV, XORI
 assign S = A + Bout + F[3]; // SRLV, XORI
 always_comb
   case (F[2:0])
     3'b000: Y <= A & Bout;
     3'b001: Y <= A | Bout;
     3'b010: Y <= S;
     3'b011: Y <= S[31];
     3'b100: Y <= (Bout >> shamt); // SRLV
     3'b101: Y <= A ^ Bout; // XORI
   endcase
 assign Zero = (Y == 32'b0);
endmodule
```

```
// mux5 is needed for ORI, XORI
module mux5 #(parameter WIDTH = 8)
                    [WIDTH-1:0] d0, d1, d2, d3, d4, [2:0] s,
            (input
             input
              output reg [WIDTH-1:0] y);
  always_comb
     case(s)
        3'b000: y <= d0;
        3'b001: y <= d1;
        3'b010: y <= d2;
        3'b011: y <= d3;
        3'b100: y <= d4;
     endcase
endmodule
// zeroext is needed for ORI, XORI
module zeroext(input [15:0] a,
              output [31:0] y);
 assign y = \{16'b0, a\};
endmodule
// mux3 needed for JR
module mux3 #(parameter WIDTH = 8)
            (input logic [WIDTH-1:0] d0, d1, d2,
             input logic [1:0]
             output logic [WIDTH-1:0] y);
 assign #1 y = s[1] ? d2 : (s[0] ? d1 : d0);
endmodule
module alu(input logic [31:0] A, B,
           input logic [3:0] F,
           input logic [4:0] shamt, // SRLV
           output logic [31:0] Y,
           output logic
                               Zero);
 logic [31:0] S, Bout;
 assign Bout = F[3] ? ~B : B;
 assign S = A + Bout + F[3]; // SRLV
 always_comb
   case (F[2:0])
     3'b000: Y = A \& Bout;
     3'b001: Y = A | Bout;
     3'b010: Y = S;
     3'b011: Y = S[31];
      3'b100: Y = (Bout >> shamt); // SRLV
   endcase
 assign Zero = (Y == 32'b0);
endmodule
                                  clk,
module regfile(input logic
               input logic
                                   we3,
               input logic [4:0] ral, ra2, wa3,
               input logic [31:0] wd3,
               output logic [31:0] rd1, rd2);
 logic [31:0] rf[31:0];
  // three ported register file
  // read two ports combinationally
```

```
// write third port on rising edge of clk
  // register 0 hardwired to 0
  always_ff @(posedge clk)
   if (we3) rf[wa3] <= wd3;
  assign rd1 = (ra1 != 0) ? rf[ra1] : 0;
  assign rd2 = (ra2 != 0) ? rf[ra2] : 0;
endmodule
module adder(input logic [31:0] a, b,
            output logic [31:0] y);
  assign y = a + b;
endmodule
module sl2(input logic [31:0] a,
          output logic [31:0] y);
  // shift left by 2
  assign y = \{a[29:0], 2'b00\};
endmodule
module signext(input logic [15:0] a,
              output logic [31:0] y);
  assign y = \{\{16\{a[15]\}\}, a\};
endmodule
module flopr #(parameter WIDTH = 8)
              (input logic
                                       clk, reset,
              input logic [WIDTH-1:0] d,
              output logic [WIDTH-1:0] q);
  always_ff @(posedge clk, posedge reset)
    if (reset) q \ll 0;
    else
             q <= d;
endmodule
module mux2 #(parameter WIDTH = 8)
            (input logic [WIDTH-1:0] d0, d1,
             input logic
             output logic [WIDTH-1:0] y);
  assign y = s ? d1 : d0;
endmodule
    VHDL
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mips is -- multicycle MIPS processor
 port(clk, reset: in STD_LOGIC;
      adr:
                        out STD_LOGIC_VECTOR(31 downto 0);
                  inout STD_LOGIC_VECTOR(31 downto 0);
 writedata:
      memwrite:
                    out STD_LOGIC;
 readdata:
                 in STD_LOGIC_VECTOR(31 downto 0));
end;
architecture struct of mips is
 component controller
   port(clk, reset:
                            in STD_LOGIC;
                          in STD_LOGIC_VECTOR(5 downto 0);
        op, funct:
                          in STD_LOGIC;
        zero:
        pcen, memwrite: out STD_LOGIC;
```

```
irwrite, regwrite: out STD_LOGIC;
          alusrcb:          out STD_LOGIC_VECTOR(2 downto 0); --ORI, XORI
pcsrc:          out STD_LOGIC_VECTOR(1 downto 0);
         alucontrol: out STD_LOGIC_VECTOR(3 downto 0)); --SRLV
  end component;
  component datapath
       (clk, reset: in STD_LOGIC;
pcen, irwrite: in STD_LOGIC;
  port(clk, reset:
        regwrite, alusrca: in STD_LOGIC;
        iord, memtoreg: in STD_LOGIC;
       regdst:
                           in STD_LOGIC;
       alusrcb, pcsrc: in STD_LOGIC_VECTOR(1 downto 0);
       alucontrol: in STD_LOGIC_VECTOR(2 downto 0);
readdata: in STD_LOGIC_VECTOR(31 downto 0);
op, funct: out STD_LOGIC_VECTOR(5 downto 0);
zero: out STD_LOGIC;
adr: out STD_LOGIC;
       adr: out STD_LOGIC_VECTOR(31 downto 0);
writedata: inout STD_LOGIC_VECTOR(31 downto 0);
readdata: in STD_LOGIC_VECTOR(31 downto 0));
  end component;
  signal zero, pcen, irwrite, regwrite, alusrca, iord, memtoreg,
  regdst: STD_LOGIC;
signal alusrcb: STD_LOGIC_VECTOR(2 downto 0); -- ORI, XORI
  signal pcsrc: STD LOGIC VECTOR(1 downto 0);
  signal alucontrol: STD_LOGIC_VECTOR(3 downto 0); -- SRLV
  signal op, funct: STD_LOGIC_VECTOR(5 downto 0);
begin
  c: controller port map(clk, reset, op, funct, zero,
                            pcen, memwrite, irwrite, regwrite,
                            alusrca, iord, memtoreg, regdst,
                            alusrcb, pcsrc, alucontrol);
  dp: datapath port map(clk, reset,
                           pcen, irwrite, regwrite,
                           alusrca, iord, memtoreg, regdst,
                           alusrcb, pcsrc, alucontrol,
                           readdata, op, funct, zero,
                           adr, writedata, readdata);
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity controller is -- multicycle control decoder
  port(clk, reset: in STD_LOGIC;
       op, funct:
                            in STD LOGIC VECTOR(5 downto 0);
       irwrite, regwrite: out STD_LOGIC;
       alusrca, iord:          out STD_LOGIC;
memtoreg, regdst:          out STD_LOGIC;
       alusrcb:          out STD_LOGIC_VECTOR(2 downto 0); --ORI, XORI
pcsrc:          out STD_LOGIC_VECTOR(1 downto 0);
        alucontrol: out STD_LOGIC_VECTOR(3 downto 0)); --SRLV
end;
architecture struct of controller is
  component maindec
    port(clk, reset:
                                in STD_LOGIC;
                               in STD_LOGIC_VECTOR(5 downto 0);
          op:
          pcwrite, memwrite: out STD_LOGIC;
          irwrite, regwrite: out STD_LOGIC;
          alusrca, branch: out STD_LOGIC;
          iord, memtoreg: out STD_LOGIC;
         regdst: out STD_LOGIC;
cb: out STD_LOGIC_VECTOR(2 downto 0); --ORI, XORI
out STD_LOGIC_VECTOR(1 downto 0);
   alusrcb:
   pcsrc:
```

```
out STD_LOGIC_VECTOR(2 downto 0)); -- SRLV, XORI
   aluop:
 end component;
 component aludec
                    in STD_LOGIC_VECTOR(5 downto 0);
   port(funct:
                    in STD_LOGIC_VECTOR(1 downto 0);
        aluop:
        alucontrol: out STD_LOGIC_VECTOR(2 downto 0));
 end component;
 signal aluop: STD_LOGIC_VECTOR(2 downto 0); --XORI
 signal branch, pcwrite: STD_LOGIC;
begin
 md: maindec port map(clk, reset, op,
                      powrite, memwrite, irwrite, regwrite,
                       alusrca, branch, iord, memtoreg, regdst,
                       alusrcb, pcsrc, aluop);
 ad: aludec port map(funct, aluop, alucontrol);
 pcen <= pcwrite or (branch and zero);</pre>
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity maindec is -- main control decoder
 port(clk, reset:
                          in STD_LOGIC;
                          in STD_LOGIC_VECTOR(5 downto 0);
      op:
      pcwrite, memwrite: out STD_LOGIC;
      irwrite, regwrite: out STD_LOGIC;
      alusrca, branch: out STD_LOGIC;
       iord, memtoreg: out STD_LOGIC;
      regdst:
                          out STD_LOGIC;
 alusrcb:
                    out STD_LOGIC_VECTOR(2 downto 0); --ORI, XORI
                   out STD_LOGIC_VECTOR(1 downto 0);
 posro:
aluop:
                    out STD_LOGIC_VECTOR(2 downto 0)); -- SRLV, XORI
end;
architecture behave of maindec is
 type statetype is (FETCH, DECODE, MEMADR, MEMRD, MEMWB, MEMWR,
                     RTYPEEX, RTYPEWB, BEQEX, ADDIEX, ADDIWB, JEX,
                    ORIEX, ORIWB, XORIEX, XORIWB);
 signal state, nextstate: statetype;
 signal controls: STD_LOGIC_VECTOR(16 downto 0);
begin
  --state register
 process(clk, reset) begin
   if reset then state <= FETCH;
   {\tt elsif\ rising\_edge(clk)\ then}
     state <= nextstate;
   end if;
 end process;
  -- next state logic
 process(all) begin
   case state is
     when FETCH =>
                             nextstate <= DECODE;
     when DECODE =>
         case op is
           when "100011" => nextstate <= MEMADR; --LW
            when "101011" => nextstate <= MEMADR; --SW
            when "000000" => nextstate <= RTYPEEX;--RTYPE
           when "000100" => nextstate <= BEQEX; --BEQ
            when "001000" => nextstate <= ADDIEX; --ADDI
            when "000010" => nextstate <= JEX; --J
            when "001101" => nextstate <= ORIEX; --ORI
            when "001110" => nextstate <= XORIEX; --XOR
            when others
                         => nextstate <= FETCH; -- should never happen
          end case;
      when MEMADR =>
```

```
case op is
             when "100011" => nextstate <= MEMRD;
             when "101011" => nextstate <= MEMWR;
            when others => nextstate <= FETCH; -- should never happen
          end case;
      when MEMRD =>
                              nextstate <= MEMWB;
                             nextstate <= FETCH;
      when MEMWB =>
                            nextstate <= FETCH;
nextstate <= RTYPEWB;
nextstate <= FETCH;</pre>
      when MEMWR =>
      when RTYPEEX =>
      when RTYPEWB =>
                              nextstate <= FETCH;
      when BEQEX =>
                           nextstate <= ADDIWB;
      when ADDIEX =>
      when JEX =>
                              nextstate <= FETCH;
      when ORIEX => nextstate <= ORIWB; // ORI
                             nextstate <= FETCH; // ORI
      when ORIWB =>
      when XORIEX => nextstate <= XORIWB; // XORI
when XORIWB => nextstate <= FETCH; // XORI
when others => nextstate <= FETCH; -- should never happen</pre>
    end case;
  end process;
  -- output logic
  process(all) begin
    case state is
      when FETCH => controls <= "1010_00000_00100_000";
      when DECODE => controls <= "0000 00000 01100 000";
      when MEMADR => controls <= "0000_10000_01000_000";
      when MEMRD => controls <= "0000_00100_0000_000";
      when MEMWB => controls <= "0001_00010_00000_000";
when MEMWR => controls <= "0100_00100_00000_000";</pre>
      when RTYPEEX => controls <= "0000_10000_00000_010";
      when RTYPEWB => controls <= "0001 00001 00000 000";
      when BEQEX => controls <= "0000_11000_00001_001";
      when ADDIEX => controls <= "0000_10000_01000_000";
      when ADDIWB => controls <= "0001_00000_0000_000";
      when JEX
                   => controls <= "1000_00000_00010_000";
      when ORIEX => controls <= "0000_10000_10000_011";
      when ORIWB => controls <= "0001_00000_00000_000";
      when XORIEX => controls <= "0000_10000_10000_100";
      when XORIWB => controls <= "0001_00000_00000_000";
      when others => controls <= "0000_----"; --illegal op
    end case;
  end process;
  pcwrite <= controls(16);</pre>
  memwrite <= controls(15);
  irwrite <= controls(14);</pre>
  regwrite <= controls(13);
  alusrca <= controls(12);
  branch <= controls(11);</pre>
          <= controls(10);
  iord
 memtoreg <= controls(9);</pre>
 regdst <= controls(8);
  alusrcb <= controls(7 downto 5);
  pcsrc <= controls(4 downto 3);</pre>
  aluop <= controls(2 downto 0);
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity aludec is -- ALU control decoder
                in STD_LOGIC_VECTOR(5 downto 0);
in STD_LOGIC_VECTOR(1 downto 0);
  port(funct:
       alucontrol: out STD_LOGIC_VECTOR(2 downto 0));
end;
```

```
327
```

```
architecture behave of aludec is
begin
  process(all) begin
    case aluop is
      when "000" => alucontrol <= "0010"; -- add (for lb/sb/addi)
      when "001" => alucontrol <= "1010"; -- sub (for beq)
      when "011" => alucontrol <= "0001"; -- or (for ori)
      when "100" => alucontrol <= "0101"; -- xor (for xori)
      when others => case funct is
                                          -- R-type instructions
                        when "100000" => alucontrol <= "0010"; -- add
                        when "100010" => alucontrol <= "1010"; -- sub
                        when "100100" => alucontrol <= "0000"; -- and
                        when "100101" => alucontrol <= "0001"; -- or
                        when "101010" => alucontrol <= "1011"; -- slt
                         when "000110" => alucontrol <= "0100"; -- srlv
                        when others => alucontrol <= "---"; -- ???
                    end case;
    end case;
  end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_ARITH.all;
entity datapath is -- MIPS datapath
  port(clk, reset:
                       in STD_LOGIC;
      pcen, irwrite:
                        in STD_LOGIC;
       regwrite, alusrca: in STD_LOGIC;
       iord, memtoreg: in STD_LOGIC;
       regdst:
                         in STD_LOGIC;
                        in STD_LOGIC_VECTOR(2 downto 0); --ori, xori
       alusrcb:
                        in STD_LOGIC_VECTOR(1 downto 0);
      pcsrc:
      alucontrol:
                        in STD_LOGIC_VECTOR(3 downto 0); --srlv
      readdata:
                        in STD_LOGIC_VECTOR(31 downto 0);
      op, funct:
                        out STD_LOGIC_VECTOR(5 downto 0);
       zero:
                         out STD_LOGIC;
       adr:
                         out STD_LOGIC_VECTOR(31 downto 0);
       writedata:
                         inout STD_LOGIC_VECTOR(31 downto 0));
end;
architecture struct of datapath is
  component alu
    port(A, B:
                  in STD_LOGIC_VECTOR(31 downto 0);
        F:
                  in STD_LOGIC_VECTOR(3 downto 0); --srlv, xori
                  in STD_LOGIC_VECTOR(4 downto 0); --srlv
         shamt:
                  out STD LOGIC VECTOR(31 downto 0);
                  out STD_LOGIC);
         Zero:
  end component;
  component regfile
    port(clk:
                       in STD_LOGIC;
         we3:
                       in STD_LOGIC;
         ral, ra2, wa3: in STD_LOGIC_VECTOR(4 downto 0);
                      in STD LOGIC VECTOR(31 downto 0);
        rd1, rd2:
                      out STD_LOGIC_VECTOR(31 downto 0));
  end component;
  component adder
    port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
        y: out STD_LOGIC_VECTOR(31 downto 0));
  end component;
  component s12
    port(a: in STD_LOGIC_VECTOR(31 downto 0);
        y: out STD_LOGIC_VECTOR(31 downto 0));
  end component;
  component signext
    port(a: in STD_LOGIC_VECTOR(15 downto 0);
         y: out STD_LOGIC_VECTOR(31 downto 0));
```

```
end component;
 component zeroext
   port(a: in STD_LOGIC_VECTOR(15 downto 0);
        y: out STD_LOGIC_VECTOR(31 downto 0));
 end component;
 component flopr generic(width: integer);
   port(clk, reset: in STD_LOGIC;
        d:
                    in STD_LOGIC_VECTOR(width-1 downto 0);
                    out STD_LOGIC_VECTOR(width-1 downto 0));
        q:
 end component;
 component flopenr generic(width: integer);
   port(clk, reset: in STD_LOGIC;
                    in STD_LOGIC;
        d:
                    in STD_LOGIC_VECTOR(width-1 downto 0);
        q:
                    out STD_LOGIC_VECTOR(width-1 downto 0));
 end component;
 component mux2 generic(width: integer);
   port(d0, d1: in STD_LOGIC_VECTOR(width-1 downto 0);
        s:
                in STD LOGIC;
        у:
                out STD_LOGIC_VECTOR(width-1 downto 0));
 end component;
 component mux3 generic(width: integer);
   port(d0, d1, d2: in STD_LOGIC_VECTOR(width-1 downto 0);
                    in STD_LOGIC_VECTOR(1 downto 0);
        s:
        у:
                    out STD_LOGIC_VECTOR(width-1 downto 0));
 end component;
 component mux4 generic(width: integer);
   port(d0, d1, d2, d3: in STD_LOGIC_VECTOR(width-1 downto 0);
                        in STD_LOGIC_VECTOR(1 downto 0);
      y:
                        out STD_LOGIC_VECTOR(width-1 downto 0));
 end component;
 component mux5 generic(width: integer);
   port(d0, d1, d2, d3, d4: in STD_LOGIC_VECTOR(width-1 downto 0);
      s:
                            in STD_LOGIC_VECTOR(2 downto 0);
      у:
                             out STD_LOGIC_VECTOR(width-1 downto 0));
 end component;
 signal writereg: STD_LOGIC_VECTOR(4 downto 0);
 signal pcnext, pc, instr, data, srca, srcb, a,
        aluresult, aluout, signimm, signimmsh, wd3, rd1, rd2, pcjump:
                  STD_LOGIC_VECTOR(31 downto 0);
begin
  -- op and funct fields to controller
 op <= instr(31 downto 26);
 funct <= instr(5 downto 0);
 -- datapath
 pcreg: flopenr generic map(32) port map(clk, reset, pcen, pcnext, pc);
 adrmux: mux2 generic map(32) port map(pc, aluout, iord, adr);
 instrreg: flopenr generic map(32) port map(clk, reset, irwrite,
                                            readdata, instr);
 datareq: flopr generic map(32) port map(clk, reset, readdata, data);
 regdstmux: mux2 generic map(5) port map(instr(20 downto 16),
                                          instr(15 downto 11),
                                          regdst, writereg);
 wdmux: mux2 generic map(32) port map(aluout, data, memtoreg, wd3);
 rf: regfile port map(clk, regwrite, instr(25 downto 21),
                      instr(20 downto 16),
                  writereg, wd3, rd1, rd2);
 se: signext port map(instr(15 downto 0), signimm);
 ze: zeroext port map(instr(15 downto 0), zeroimm); -- ori, xori
 immsh: sl2 port map(signimm, signimmsh);
 areg: flopr generic map(32) port map(clk, reset, rd1, a);
 breg: flopr generic map(32) port map(clk, reset, rd2, writedata);
 srcamux: mux2 generic map(32) port map(pc, a, alusrca, srca);
```

```
srcbmux: mux5 generic map(32) port map(writedata,
                   signimm, signimmsh, zeroimm, alusrcb, srcb); --ori, xori
  alu32: alu port map(srca, srcb, alucontrol, rd1(4 downto 0),
                     aluresult, zero);
  alureg: flopr generic map(32) port map(clk, reset, aluresult, aluout);
  pcjump <= pc(31 downto 28)&instr(25 downto 0)&"00";</pre>
  pcmux: mux3 generic map(32) port map(aluresult, aluout,
                                      pcjump, pcsrc, pcnext);
end;
library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_ARITH.all;
entity flopenr is -- flip-flop with asynchronous reset
  generic(width: integer);
  port(clk, reset: in STD_LOGIC;
                  in STD_LOGIC;
       en:
                  in STD_LOGIC_VECTOR(width-1 downto 0);
       d:
                   out STD LOGIC VECTOR(width-1 downto 0));
       q:
end;
architecture asynchronous of flopenr is
  process(clk, reset) begin
    if reset then q \le CONV\_STD\_LOGIC\_VECTOR(0, width);
    elsif rising_edge(clk) and en = '1' then
    end if;
  end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux3 is -- three-input multiplexer
  generic(width: integer);
  port(d0, d1, d2: in STD_LOGIC_VECTOR(width-1 downto 0);
                   in STD_LOGIC_VECTOR(1 downto 0);
       у:
                   out STD_LOGIC_VECTOR(width-1 downto 0));
end;
architecture behave of mux3 is
begin
 process(all) begin
    case s is
     when "00" =>
                   y <= d0;
      when "01" => y \le d1;
      when "10" => y \le d2;
     when others => y <= d0;
    end case;
  end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux4 is -- four-input multiplexer
  generic(width: integer);
  port(d0, d1, d2, d3: in STD_LOGIC_VECTOR(width-1 downto 0);
       s:
                       in STD_LOGIC_VECTOR(1 downto 0);
                       out STD_LOGIC_VECTOR(width-1 downto 0));
       у:
end;
architecture behave of mux4 is
begin
  process(all) begin
    case s is
      when "00" => y \le d0;
```

```
when "01" => y \le d1;
      when "10" => y \le d2;
when "11" => y \le d3;
      when others => y <= d0; -- should never happen
    end case;
  end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux5 is -- five-input multiplexer
  generic(width: integer);
  port(d0, d1, d2, d3, d4: in STD_LOGIC_VECTOR(width-1 downto 0);
                            in STD_LOGIC_VECTOR(2 downto 0);
       s:
                            out STD_LOGIC_VECTOR(width-1 downto 0));
end;
architecture behave of mux5 is
begin
  process(all) begin
    case s is
      when "000" =>
                      y \le d0;
      when "001" =>
                      y <= d1;
      when "010" =>
                     y <= d2;
      when "011" => y \le d3;
      when "100" => y \le d4;
      when others => y <= d0; -- should never happen
    end case;
  end process;
end;
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity alu is
  port(A, B:
                 in STD_LOGIC_VECTOR(31 downto 0);
                in STD_LOGIC_VECTOR(3 downto 0); --srlv, xori
       F:
       shamt:
                in STD_LOGIC_VECTOR(4 downto 0); --srlv
                 out STD_LOGIC_VECTOR(31 downto 0);
       Zero:
                 out STD_LOGIC);
end;
architecture synth of alu is
                     STD_LOGIC_VECTOR(31 downto 0);
  signal S, Bout:
begin
  Bout \leftarrow (not B) when (F(3) = '1') else B;
  S \le A + Bout + F(3);
  Zero <= '1' when (Y = X"00000000") else '0';
  process(all) begin
    case F(2 downto 0) is
      when "000" \Rightarrow Y \Rightarrow A and Bout;
      when "001" => Y <= A or Bout;
      when "010" \Rightarrow Y \iff S;
      when "011" => Y <=
      ("000000000000000000000000000000000" & S(31));
      when "100" => Y <= (Bout >> shamt); --srlv
      when others => Y <= X"00000000";
    end case;
  end process;
```

end; library IEEE; use IEEE.STD_LOGIC_1164.all; use ieee.std_logic_unsigned.all; entity signext is in STD_LOGIC_VECTOR(15 downto 0); port(A: out STD_LOGIC_VECTOR(31 downto 0)); end; architecture synth of signext is $Y \le (15 \text{ downto } 0 \Rightarrow a, \text{ others } \Rightarrow a(15));$ end; library IEEE; use IEEE.STD_LOGIC_1164.all; use ieee.std_logic_unsigned.all; entity zeroext is port(A: in STD_LOGIC_VECTOR(15 downto 0); out STD_LOGIC_VECTOR(31 downto 0)); end; architecture synth of zeroext is Y <= (15 downto 0 => a, others => '0'); end; # mipstest.asm # Sarah_Harris@hmc.edu 20 February 2012 # Test the MIPS multicycle processor. # add, sub, and, or, slt, addi, lw, sw, beg, j # extended instructions: srlv, ori, xori, jr # If successful, it should write the value 0xFEOB to memory address 108 Assembly Description Address Machine addi \$2, \$0, 5 # initialize \$2 = 5 0 20020005 main: ori \$3, \$2, 0xFEFE # \$3 = 0xFEFF 4 3443fefe # \$2 = \$3 >> \$2 = 0x7F700431006 srlv \$2, \$3, \$2 8 i forward 08000006 C # not executed addi \$3, \$0, 14 10 2263000e back: beq \$2, \$2, here # should be taken 14 10420003 # \$3 <= 0xFF0B 18 2063000c forward:addi \$3, \$3, 12 addi \$31, \$0, 0x14 jr \$ra 24 2067fff7 addi \$7, \$3, -9 # \$7 <= 0xFF02 here: xori \$6, \$7, 0xFF07 # \$6 <= 5 28 38e6ff07 bne \$3, \$7, around # should be taken 2c 14670003 slt \$4, \$7, \$3 # not executed 30 00e6302a 34 10800001 beq \$4, \$0, around # not executed 20050000 addi \$5, \$0, 0 # not executed 38 around: sw \$7, 95(\$6) # [95+5] = [100] = 0xFF02 3cacc7005f sw \$2, 104(\$0) # [104] = 0x7F740 ac020068 lw \$2, 100(\$0) # \$2 = [100] = 0xFF02 44 8c020064 lbu \$3, 107(\$0) # \$3 = 0x000000F748 9003006b j end # should be taken 4c 08000015 # not executed 50 20020001 addi \$2, \$0, 1 # \$8 = 0xFE0B end: sub \$8, \$2, \$3 54 00434022 \$8, 108(\$0) # [108] = 0xFE0B58 FIGURE 7.18 Assembly and machine code for multicycle MIPS test program

MIPS Multicycle Modified Testbench

SystemVerilog

end endmodule

```
module testbench();
 logic
 logic
               reset;
 logic [31:0] writedata, dataadr;
 logic memwrite;
 // keep track of execution status
 logic [31:0] cycle;
 logic
                succeed;
  // instantiate device to be tested
  topmulti dut(clk, reset, writedata, dataadr, mem-
write);
 // initialize test
 initial
   begin
     reset <= 1; # 12; reset <= 0;
cycle <= 1;
succeed <= 0;
   end
 // generate clock to sequence tests
 always
   begin
     clk <= 1; # 5; clk <= 0; # 5;
cycle <= cycle + 1;
    end
 // check results
 always @(negedge clk)
   begin
     if(memwrite & dataadr == 108) begin
       if(writedata == 65035) // 65035=0xFE0B
          $display("Simulation succeeded");
        else begin
          $display("Simulation failed");
        end
        $stop;
    end
```

VHDL

```
library IEEE;
use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_UNSIGNED.all;
entity testbench is
end;
architecture test of testbench is
  component topmulti
    port(clk, reset:
                               in STD LOGIC;
         writedata, dataadr: inout STD_LOGIC_VECTOR(31 downto 0);
         memwrite:
                              inout STD LOGIC);
  end component;
  signal readdata, writedata, dataadr:
            STD_LOGIC_VECTOR(31 downto 0);
  signal clk, reset, memwrite: STD_LOGIC;
begin
  -- instantiate device to be tested
 dut: topmulti port map(clk, reset, writedata, dataadr, memwrite);
  -- Generate clock with 10 ns period
  process begin
   clk <= '1';
    wait for 5 ns;
   clk <= '0';
    wait for 5 ns;
  end process;
  -- Generate reset for first two clock cycles
 process begin
    reset <= '1';
    wait for 22 ns;
    reset <= '0';
    wait;
  end process;
  -- check that 65035 gets written to address 108
  -- at end of program
  process (clk) begin
    if (clk'event and clk = '0' and memwrite = '1' and
        conv_integer(dataadr) = 108) then
      if (conv_integer(writedata) = 65035) then
  report "Just kidding: Simulation succeeded"
          severity failure;
        report "Simulation failed"
          severity failure;
      end if;
    end if;
  end process;
end;
```

Exercise 7.27

We modify the MIPS multicycle processor to implement all instructions from Exercise 7.14.

```
module top(input logic
                             clk, reset,
           output logic [31:0] writedata, dataadr,
          output logic
                             memwrite);
 logic [31:0] pc, instr, readdata;
 // instantiate processor and memories
 mips mips(clk, reset, pc, instr, memwrite, dataadr,
           writedata, readdata);
 imem imem(pc[7:2], instr);
 dmem dmem(clk, memwrite, dataadr, writedata, readdata);
endmodule
module dmem(input logic
                              clk, we,
            input logic [31:0] a, wd,
            output logic [31:0] rd);
 logic [31:0] RAM[63:0];
 assign rd = RAM[a[31:2]]; // word aligned
 always_ff @(posedge clk)
   if (we) RAM[a[31:2]] <= wd;
endmodule
module imem(input logic [5:0] a,
           output logic [31:0] rd);
 logic [31:0] RAM[63:0];
     $readmemh("memfile.dat",RAM);
 assign rd = RAM[a]; // word aligned
endmodule
module top(input logic
                             clk, reset,
           output logic [31:0] writedata, adr,
          output logic
                            memwrite);
 logic [31:0] readdata;
 // instantiate processor and memory
 mips mips(clk, reset, adr, writedata, memwrite,
           readdata);
 mem mem(clk, memwrite, adr, writedata,
             readdata);
endmodule
module mips(input logic
                             clk, reset,
           output logic [31:0] adr, writedata,
            output logic
                              memwrite,
            input logic [31:0] readdata);
 logic zero, pcen, irwrite, regwrite,
       alusrca, iord, memtoreg, regdst;
 logic [2:0] alusrcb; // ANDI
 logic [1:0] pcsrc;
 logic [2:0] alucontrol;
logic [5:0] op, funct;
 logic [1:0] lb; // LB/LBU
```

```
controller c(clk, reset, op, funct, zero,
               pcen, memwrite, irwrite, regwrite,
              alusrca, iord, memtoreg, regdst,
              alusrcb, pcsrc, alucontrol, lb); // LB/LBU
 datapath dp(clk, reset,
             pcen, irwrite, regwrite,
              alusrca, iord, memtoreg, regdst,
              alusrcb, pcsrc, alucontrol,
                                                 // LB/LBU
              lb,
              op, funct, zero,
              adr, writedata, readdata);
endmodule
module controller(input logic
                                    clk, reset,
                  input logic [5:0] op, funct,
                  input logic zero,
                  output logic
                                    pcen, memwrite,
                                    irwrite, regwrite,
                  output logic
                                   alusrca, iord,
                  output logic
                                   memtoreg, regdst,
                  output logic [2:0] alusrcb, // ANDI
                  output logic [1:0] pcsrc,
                  output logic [2:0] alucontrol,
                                              // LB/LBU
                  output logic [1:0] lb);
 logic [1:0] aluop;
  logic
             branch, pcwrite;
 logic
             bne; // BNE
  // Main Decoder and ALU Decoder subunits.
 maindec md(clk, reset, op,
            pcwrite, memwrite, irwrite, regwrite,
            alusrca, branch, iord, memtoreg, regdst,
             alusrcb, pcsrc, aluop, bne, lb); //BNE, LBU
 aludec ad(funct, aluop, alucontrol);
  assign pcen = pcwrite | (branch & zero) |
                (bne & ~zero); // BNE
endmodule
module maindec(input
                            clk, reset,
               input [5:0] op,
               output
                           pcwrite, memwrite,
                           irwrite, regwrite,
               output
                           alusrca, branch,
                           iord, memtoreg, regdst,
               output [2:0] alusrcb, // ANDI
               output [1:0] pcsrc,
               output [1:0] aluop,
                                     // BNE
               output
                           bne,
               output [1:0] lb);
                                   // LB/LBU
  typedef enum logic [4:0] {FETCH, DECODE, MEMADR,
   MEMRD, MEMWB, MEMWR, RTYPEEX, RTYPEWB, BEQEX,
   ADDIEX, ADDIWB, JEX, ANDIEX, ANDIWB,
   BNEEX, LBURD, LBRD} statetype;
  statetype [4:0] state, nextstate;
 parameter RTYPE = 6'b000000;
 parameter LW = 6'b100011;
 parameter SW = 6'b101011;
parameter BEQ = 6'b000100;
 parameter ADDI = 6'b001000;
 parameter J =
                   6'b000010;
 parameter BNE = 6'b000101;
```

335

```
parameter LB =
                  6'b100000;
parameter ANDI = 6'b001100;
logic [18:0] controls; // ANDI, BNE, LBU
// state register
always_ff @(posedge clk or posedge reset)
  if(reset) state <= FETCH;
  else state <= nextstate;
// next state logic
always_comb
  case(state)
    FETCH:
            nextstate <= DECODE;
    DECODE: case(op)
               T.W:
                       nextstate <= MEMADR;
               SW:
                       nextstate <= MEMADR;
               LB:
                       nextstate <= MEMADR; // LB
               LBII:
                       nextstate <= MEMADR; // LBU
               RTYPE: nextstate <= RTYPEEX;
               BEQ:
                       nextstate <= BEQEX;
               ADDI:
                       nextstate <= ADDIEX;
               J:
                       nextstate <= JEX;
               BNE: nextstate <= BNEEX; // BNE
               ANDI: nextstate <= ADDIEX; // ANDI
               default: nextstate <= FETCH;
                   // should never happen
             endcase
    MEMADR: case(op)
              LW:
                       nextstate <= MEMRD;
               SW:
                      nextstate <= MEMWR;
               LBU:
                    nextstate <= LBURD; // LBU
               LB:
                      nextstate <= LBRD; // LB
               default: nextstate <= FETCH;</pre>
                   // should never happen
             endcase
    MEMRD: nextstate <= MEMWB;
    MEMWB: nextstate <= FETCH;
    MEMWR: nextstate <= FETCH;
    RTYPEEX: nextstate <= RTYPEWB;
    RTYPEWB: nextstate <= FETCH;
    BEQEX: nextstate <= FETCH;
    ADDIEX: nextstate <= ADDIWB;
    ADDIWB: nextstate <= FETCH;
            nextstate <= FETCH;
    ANDIEX: nextstate <= ANDIWB; // ANDI
    ANDIWB: nextstate <= FETCH; // ANDI
    BNEEX: nextstate <= FETCH; // BNE
LBURD: nextstate <= MEMWB; // LBU
    LBRD: nextstate <= MEMWB; // LB
    default: nextstate <= FETCH;
         // should never happen
  endcase
// output logic
assign {pcwrite, memwrite, irwrite, regwrite,
        alusrca, branch, iord, memtoreg, regdst,
        bne, // BNE
        alusrcb, pcsrc,
        aluop,
        lb} = controls; // LBU
always_comb
  case(state)
```

parameter LBU = 6'b100100;

```
controls <= 19'b1010_00000_0_00100_00_00;
     FETCH:
     DECODE: controls <= 19'b0000_00000_0_01100_00_00;
     MEMADR: controls <= 19'b0000_10000_0_01000_00;
    MEMRD: controls <= 19'b0000_00100_0_00000_00;
    MEMWB: controls <= 19'b0001_00010_0_00000_00_00;</pre>
    MEMWR: controls <= 19'b0100_00100_0_00000_00;
    RTYPEEX: controls <= 19'b0000_10000_0_00000_10_00;
    RTYPEWB: controls <= 19'b0001_00001_0_00000_00;
            controls <= 19'b0000_11000_0_00001_01_00;
     BEQEX:
    ADDIEX: controls <= 19'b0000_10000_0_01000_00;
    ADDIWB: controls <= 19'b0001_00000_0_00000_00;
             controls <= 19'b1000_00000_0_00010_00_00;
     ANDIEX: controls <= 19'b0000_10000_0_10000_11_00; // ANDI
     ANDIWB: controls <= 19'b0001_00000_0_00000_00, // ANDI
     BNEEX: controls <= 19'b0000_10000_1_00001_01_00; // BNE
            controls <= 19'b0000_00100_0_00000_00_01; // LBU
     LBURD:
             controls <= 19'b0000_00100_0_00000_00_10; // LB
     LBRD:
     default: controls <= 19'b0000_xxxxx_x_xxxxx_xxx;
                      // should never happen
    endcase
endmodule
output logic [2:0] alucontrol);
    always_comb
    case(aluop)
      2'b00: alucontrol <= 3'b010; // add
      2'b01: alucontrol <= 3'b110; // sub
     2'b11: alucontrol <= 3'b000; // and
      2'b10: case(funct)
                                  // RTYPE
         6'b100000: alucontrol <= 3'b010; // ADD
         6'b100010: alucontrol <= 3'b110; // SUB
         6'b100100: alucontrol <= 3'b000; // AND
         6'b100101: alucontrol <= 3'b001; // OR
         6'b101010: alucontrol <= 3'b111; // SLT
         default: alucontrol <= 3'bxxx; // ???
       endcase
     default: alucontrol <= 3'bxxx;
    endcase
endmodule
module datapath(input logic
                                  clk, reset,
               input logic
                                  pcen, irwrite,
               input logic
                                  regwrite,
                                  alusrca, iord,
               input logic
                                  memtoreg, regdst,
               input logic [2:0] alusrcb, // ANDI
input logic [1:0] pcsrc,
               input logic [2:0] alucontrol,
               input logic [1:0] lb,
                                              // LB/LBU
               output logic [5:0] op, funct,
               output logic
                                  zero,
               output logic [31:0] adr, writedata,
               input logic [31:0] readdata);
  // Internal signals of the datapath module
  logic [4:0] writereg;
  logic [31:0] pcnext, pc;
  logic [31:0] instr, data, srca, srcb;
  logic [31:0] a;
  logic [31:0] aluresult, aluout;
  logic [31:0] signimm; // the sign-extended imm
```

337

```
// the zero-extended imm
 logic [31:0] zeroimm;
                          // ANDI
 logic [31:0] signimmsh; // the sign-extended imm << 2
 logic [31:0] wd3, rd1, rd2;
 logic [31:0] memdata, membytezext, membytesext; // LB / LBU
 logic [7:0] membyte; // LB / LBU
 // op and funct fields to controller
 assign op = instr[31:26];
 assign funct = instr[5:0];
 // datapath
 flopenr #(32) pcreg(clk, reset, pcen, pcnext, pc);
 mux2 #(32) adrmux(pc, aluout, iord, adr);
 flopenr #(32) instrreg(clk, reset, irwrite,
                        readdata, instr);
  // changes for LB / LBU
          #(32) datareg(clk, reset, memdata, data);
 mux4
          #(8) lbmux(readdata[31:24],
                      readdata[23:16], readdata[15:8],
                      readdata[7:0], aluout[1:0],
                      membyte);
 zeroext8_32
                lbze(membyte, membytezext);
 signext8 32
              lbse(membyte, membytesext);
          #(32) datamux(readdata, membytezext, membytesext,
                        lb, memdata);
 mux2
          #(5) regdstmux(instr[20:16],
                         instr[15:11], regdst, writereg);
 mux2
          #(32) wdmux(aluout, data, memtoreg, wd3);
 regfile
                rf(clk, regwrite, instr[25:21],
                  instr[20:16],
                  writereg, wd3, rd1, rd2);
 signext
                se(instr[15:0], signimm);
 zeroext
                ze(instr[15:0], zeroimm); // ANDI
 s12
                immsh(signimm, signimmsh);
 flopr
          #(32) areg(clk, reset, rd1, a);
 flopr
          #(32) breg(clk, reset, rd2, writedata);
          #(32) srcamux(pc, a, alusrca, srca);
 mux2
 mux5
          #(32) srcbmux(writedata, 32'b100,
                        signimm, signimmsh,
                        zeroimm, // ANDI
                        alusrcb, srcb);
 alu
                alu(srca, srcb, alucontrol, aluresult, zero);
 flopr
          #(32) alureg(clk, reset, aluresult, aluout);
          #(32) pcmux(aluresult, aluout,
                      {pc[31:28], instr[25:0], 2'b00},
                      pcsrc, pcnext);
endmodule
module alu(input logic [31:0] A, B,
           input logic [2:0] F,
           output logic [31:0] Y, output Zero);
 logic [31:0] S, Bout;
 assign Bout = F[2] ? ~B : B;
 assign S = A + Bout + F[2];
 always_comb
   case (F[1:0])
     3'b00: Y <= A & Bout;
```

```
3'b01: Y <= A | Bout;
      3'b10: Y <= S;
      3'b11: Y <= S[31];
    endcase
  assign Zero = (Y == 32'b0);
endmodule
// mux5 is needed for ANDI
module mux5 #(parameter WIDTH = 8)
             (input [WIDTH-1:0] d0, d1, d2, d3, d4,
              input [2:0]
              output reg [WIDTH-1:0] y);
   always_comb
      case(s)
        3'b000: y <= d0;
        3'b001: y <= d1;
        3'b010: y <= d2;
         3'b011: y <= d3;
         3'b100: y <= d4;
      endcase
endmodule
// zeroext is needed for ANDI
module zeroext(input [15:0] a,
              output [31:0] y);
 assign y = \{16'b0, a\};
endmodule
// zeroext8_32 is needed for LBU
module zeroext8_32(input logic [7:0] a,
                  output logic [31:0] y);
  assign y = \{24'b0, a\};
endmodule
// signext8_32 is needed for LB
module signext8_32(input logic [7:0] a,
                  output logic [31:0] y);
  assign y = \{\{24\{a[7]\}\}, a\};
endmodule
module alu(input logic [31:0] A, B,
           input logic [3:0] F,
           input logic [4:0] shamt, // SRL
           output logic [31:0] Y,
           output logic
                              Zero);
  logic [31:0] S, Bout;
  assign Bout = F[3] ? ~B : B;
  assign S = A + Bout + F[3]; // SRL
  always_comb
   case (F[2:0])
     3'b000: Y = A & Bout;
     3'b001: Y = A | Bout;
      3'b010: Y = S;
      3'b011: Y = S[31];
      3'b100: Y = (Bout >> shamt); // SRL
    endcase
```

339

```
assign Zero = (Y == 32'b0);
    endmodule
    module regfile(input logic
                   input logic
                                      we3,
                   input logic [4:0] ral, ra2, wa3,
                   input logic [31:0] wd3,
                   output logic [31:0] rd1, rd2);
     logic [31:0] rf[31:0];
      // three ported register file
      // read two ports combinationally
      // write third port on rising edge of clk
      // register 0 hardwired to 0
     always_ff @(posedge clk)
       if (we3) rf[wa3] <= wd3;
     assign rd1 = (ra1 != 0) ? rf[ra1] : 0;
     assign rd2 = (ra2 != 0) ? rf[ra2] : 0;
    endmodule
    module adder(input logic [31:0] a, b,
                output logic [31:0] y);
     assign y = a + b;
    endmodule
    module sl2(input logic [31:0] a,
               output logic [31:0] y);
     // shift left by 2
     assign y = \{a[29:0], 2'b00\};
    endmodule
    module signext(input logic [15:0] a,
                   output logic [31:0] y);
     assign y = \{\{16\{a[15]\}\}, a\};
    endmodule
    module flopr #(parameter WIDTH = 8)
                  (input logic
                                            clk, reset,
                   input logic [WIDTH-1:0] d,
                   output logic [WIDTH-1:0] g);
     always_ff @(posedge clk, posedge reset)
       if (reset) q \ll 0;
       else
                  q <= d;
    endmodule
    module mux2 #(parameter WIDTH = 8)
                 (input logic [WIDTH-1:0] d0, d1,
                 input logic
                 output logic [WIDTH-1:0] y);
     assign y = s ? d1 : d0;
    endmodule
    VHDL
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mips is -- multicycle MIPS processor
 port(clk, reset:
                     in STD_LOGIC;
```

adr:

340 SOLUTIONS chapter 7

```
inout STD_LOGIC_VECTOR(31 downto 0);
 writedata:
        memwrite:
                             out STD_LOGIC;
                     in STD_LOGIC_VECTOR(31 downto 0));
 readdata:
end;
architecture struct of mips is
  component controller
    port(clk, reset:
                                 in STD_LOGIC;
          op, funct:
                                in STD_LOGIC_VECTOR(5 downto 0);
                                in STD_LOGIC;
          zero:
          pcen, memwrite: out STD_LOGIC;
          irwrite, regwrite: out STD_LOGIC;
          alusrca, iord:          out STD_LOGIC;
memtoreg, regdst:          out STD_LOGIC;
          alusrcb: out STD_LOGIC_VECTOR(2 downto 0); --andi
pcsrc: out STD_LOGIC_VECTOR(1 downto 0);
alucontrol: out STD_LOGIC_VECTOR(2 downto 0);
lb: out STD_LOGIC_VECTOR(1 downto 0);--lb, lbu
  end component;
  regwrite, alusrca: in STD_LOGIC;
          iord, memtoreg: in STD_LOGIC;
         regdst: in STD_LOGIC;
regdst: in STD_LOGIC;
alusrcb: in STD_LOGIC_VECTOR(2 downto 0); --andi
pcsrc: in STD_LOGIC_VECTOR(1 downto 0);
alucontrol: in STD_LOGIC_VECTOR(2 downto 0);
lb: in STD_LOGIC_VECTOR(1 downto 0); --lb / lbu
readdata: in STD_LOGIC_VECTOR(31 downto 0);
op, funct: out STD_LOGIC_VECTOR(5 downto 0);
zero: out STD_LOGIC;
adr: out STD_LOGIC VECTOR(31 downto 0);
                               out STD_LOGIC_VECTOR(31 downto 0);
          adr:
          writedata:
                              inout STD_LOGIC_VECTOR(31 downto 0));
  end component;
  signal zero, pcen, irwrite, regwrite, alusrca, iord, memtoreg,
          regdst: STD_LOGIC;
  signal alusrcb: STD_LOGIC_VECTOR(2 downto 0); --andi
  signal pcsrc:
                     STD_LOGIC_VECTOR(1 downto 0);
  signal alucontrol: STD_LOGIC_VECTOR(2 downto 0);
  signal op, funct: STD_LOGIC_VECTOR(5 downto 0);
  signal lb:
                        STD_LOGIC_VECTOR(1 downto 0); --lb / lbu
begin
  c: controller port map(clk, reset, op, funct, zero,
                             pcen, memwrite, irwrite, regwrite,
                             alusrca, iord, memtoreg, regdst,
                             alusrcb, pcsrc, alucontrol, lb); --lb /lbu
  dp: datapath port map(clk, reset,
                            pcen, irwrite, regwrite,
                            alusrca, iord, memtoreg, regdst,
                            alusrcb, pcsrc, alucontrol,
                                                   --1b / 1bu
                            readdata, op, funct, zero,
                            adr, writedata, readdata);
end;
library IEEE; use IEEE.STD LOGIC 1164.all;
entity controller is -- multicycle control decoder
                          in STD_LOGIC;
  port(clk, reset:
        op, funct:
                              in STD_LOGIC_VECTOR(5 downto 0);
        irwrite, regwrite: out STD_LOGIC;
        alusrca, iord: out STD_LOGIC;
```

out STD_LOGIC_VECTOR(31 downto 0);

```
memtoreg, regdst: out STD_LOGIC;
                          out STD_LOGIC_VECTOR(2 downto 0); -- andi
       alusrcb:
       pcsrc:
                          out STD_LOGIC_VECTOR(1 downto 0);
                          out STD_LOGIC_VECTOR(2 downto 0);
       alucontrol:
                          out STD_LOGIC_VECTOR(1 downto 0));--lb, lbu
end;
architecture struct of controller is
 component maindec
                             in STD_LOGIC;
   port(clk, reset:
         op:
                             in STD_LOGIC_VECTOR(5 downto 0);
        pcwrite, memwrite: out STD_LOGIC;
        irwrite, regwrite: out STD_LOGIC;
         alusrca, branch: out STD_LOGIC;
        iord, memtoreg: out STD_LOGIC;
        readst:
                            out STD_LOGIC;
                    out STD_LOGIC_VECTOR(2 downto 0); --andi
out STD_LOGIC_VECTOR(1 downto 0);
   alusrcb:
   pcsrc:
                      out STD_LOGIC_VECTOR(1 downto 0);
   aluop:
                             out STD LOGIC VECTOR(1 downto 0)); --lb / lbu
 end component;
 component aludec
   port(funct:
                    in STD_LOGIC_VECTOR(5 downto 0);
         aluop:
                    in STD_LOGIC_VECTOR(1 downto 0);
         alucontrol: out STD_LOGIC_VECTOR(2 downto 0));
 end component;
 signal aluop: STD_LOGIC_VECTOR(1 downto 0);
 signal branch, pcwrite, bne: STD_LOGIC; --bne
begin
 md: maindec port map(clk, reset, op,
                       pcwrite, memwrite, irwrite, regwrite,
                       alusrca, branch, iord, memtoreg, regdst,
                       alusrcb, pcsrc, aluop, bne, lb); --bne, lb
 ad: aludec port map(funct, aluop, alucontrol);
 pcen <= pcwrite or (branch and zero) or (bne and (not zero)); --bne</pre>
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity maindec is -- main control decoder
 port(clk, reset: in STD_LOGIC;
                          in STD_LOGIC_VECTOR(5 downto 0);
      :qo
       pcwrite, memwrite: out STD_LOGIC;
       irwrite, regwrite: out STD_LOGIC;
       alusrca, branch: out STD_LOGIC;
       iord, memtoreg: out STD LOGIC;
                          out STD_LOGIC;
 alusrcb:
                    out STD_LOGIC_VECTOR(2 downto 0); --andi
                    out STD_LOGIC_VECTOR(1 downto 0);
 posro:
 aluop:
                    out STD_LOGIC_VECTOR(1 downto 0);
                                                       --bne
bne:
                    out STD_LOGIC;
                    out STD_LOGIC_VECTOR(1 downto 0));--lb / lbu
 aluop:
end;
architecture behave of maindec is
 type statetype is (FETCH, DECODE, MEMADR, MEMRD, MEMWB, MEMWR,
                    RTYPEEX, RTYPEWB, BEQEX, ADDIEX, ADDIWB, JEX,
                    ANDIEX, ANDIWB, BNEEX, LBURD, LBRD);
 signal state, nextstate: statetype;
 signal controls: STD_LOGIC_VECTOR(18 downto 0);
begin
  --state register
 process(clk, reset) begin
   if reset then state <= FETCH;
   elsif rising_edge(clk) then
     state <= nextstate;
```

end if;

```
end process;
-- next state logic
process(all) begin
  case state is
    when FETCH =>
                               nextstate <= DECODE;
    when DECODE =>
         case op is
           when "100011" => nextstate <= MEMADR; --LW
           when "101011" => nextstate <= MEMADR; --SW
           when "100000" => nextstate <= MEMADR; --LB
           when "100100" => nextstate <= MEMADR; --LBU
           when "000000" => nextstate <= RTYPEEX; --RTYPE
           when "000100" => nextstate <= BEQEX; --BEQ
           when "001000" => nextstate <= ADDIEX; --ADDI
           when "000010" => nextstate <= JEX;
                                                       --.T
           when "000101" => nextstate <= ORIEX; --BNE
           when "001100" => nextstate <= ORIEX; --ANDI
           when others => nextstate <= FETCH; -- should never happen
         end case;
    when MEMADR =>
         case op is
           when "100011" => nextstate <= MEMRD;
           when "101011" => nextstate <= MEMWR;
           when "100000" => nextstate <= LBRD; --LB
           when "100100" => nextstate <= LBURD; --LBU
           when others => nextstate <= FETCH; -- should never happen
         end case;
    when MEMRD =>
                               nextstate <= MEMWB;
    when MEMWB => nextstate <= FETCH;
when MEMWR => nextstate <= FETCH;
when RTYPEEX => nextstate <= RTYPEWB;
when RTYPEWB => nextstate <= FETCH;
when BEQEX => nextstate <= FETCH;
when ADDIEX => nextstate <= ADDIWB;
nextstate <= FETCH;
                              nextstate <= FETCH;
    when JEX => nextstate <= FETCH;
when ANDIEX => nextstate <= ANDIWB; // ANDI
when ANDIWB => nextstate <= FETCH; // ANDI
when BNEEX => nextstate <= FETCH; // BNE
when LBURD => nextstate <= MEMWB; // LBU
when LBRD => nextstate <= MEMWB; // LB
when others => nextstate <= FETCH; -- should never happen
  end case;
end process;
-- output logic
process(all) begin
  case state is
    when FETCH => controls <= "1010_00000_0_00100_00_0";
    when DECODE => controls <= "0000_00000_0_01100_00_00";
    when MEMADR => controls <= "0000_10000_0_01000_0000";
    when MEMRD => controls <= "0000 00100 0 00000 00 00";
    when MEMWB => controls <= "0001_00010_0_00000_00_00";
    when MEMWR => controls <= "0100_00100_0_00000_00_00";
    when RTYPEEX => controls <= "0000_10000_0_00000_10_00";
    when RTYPEWB => controls <= "0001_00001_0_00000_00_00";
    when BEQEX => controls <= "0000_11000_0_00001_01_00";
    when ADDIEX => controls <= "0000 10000 0 01000 00 00";
    when ADDIWB => controls <= "0001_00000_0_00000_000";
    when JEX => controls <= "1000_00000_0_00010_00_00";
    when ANDIEX => controls <= "0000_10000_0_10000_11_00";
    when ANDIWB => controls <= "0001_00000_0_00000_000";
    when BNEEX => controls <= "0000_10000_1_00001_01_00";
    when LBURD => controls <= "0000_00100_0_00000_00_1";
    when LBRD => controls <= "0000_00100_0_00000_00_10";
```

```
when others => controls <= "0000_-----;
                                                        --illegal op
   end case;
 end process;
 pcwrite <= controls(18);
 memwrite <= controls(17);
 irwrite <= controls(16);</pre>
 regwrite <= controls(15);
 alusrca <= controls(14);
 branch <= controls(13);</pre>
       <= controls(12);
 memtoreg <= controls(11);
 regdst <= controls(10);
          <= controls(9);
 bne
 alusrcb <= controls(8 downto 6);</pre>
 pcsrc <= controls(5 downto 4);</pre>
        <= controls(3 downto 1);
 aluop
         <= controls(0);
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity aludec is -- ALU control decoder
 port(funct: in STD_LOGIC_VECTOR(5 downto 0);
                in STD_LOGIC_VECTOR(1 downto 0);
      alucontrol: out STD_LOGIC_VECTOR(2 downto 0));
end;
architecture behave of aludec is
begin
 process(all) begin
   case aluop is
     when "00" => alucontrol <= "010"; -- add (for lb/sb/addi)
     when "01" => alucontrol <= "110"; -- sub (for beq)
     when "11" => alucontrol <= "000"; -- and (for andi)
     when others => case funct is
                                         -- R-type instructions
                        when "100000" => alucontrol <= "010"; -- add
                        when "100010" => alucontrol <= "110"; -- sub
                        when "100100" => alucontrol <= "000"; -- and
                        when "100101" => alucontrol <= "001"; -- or
                        when "101010" => alucontrol <= "111"; -- slt
                        when others => alucontrol <= "---"; -- ???
                    end case;
   end case;
 end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_ARITH.all;
entity datapath is -- MIPS datapath
 port(clk, reset:
                      in STD LOGIC;
      pcen, irwrite:
                        in STD_LOGIC;
      regwrite, alusrca: in STD_LOGIC;
      iord, memtoreg: in STD_LOGIC;
      regdst:
                        in STD_LOGIC;
                      in STD_LOGIC_VECTOR(2 downto 0); --andi
      alusrcb:
                       in STD LOGIC VECTOR(1 downto 0);
      posro:
      alucontrol:
                       in STD_LOGIC_VECTOR(2 downto 0);
                       in STD_LOGIC_VECTOR(1 downto 0); --lb / lbu
      1b:
                       in STD_LOGIC_VECTOR(31 downto 0);
      readdata:
                       out STD_LOGIC_VECTOR(5 downto 0);
      op, funct:
      zero:
                        out STD_LOGIC;
      adr:
                        out STD_LOGIC_VECTOR(31 downto 0);
      writedata:
                       inout STD_LOGIC_VECTOR(31 downto 0));
```

```
end;
architecture struct of datapath is
 component alu
                  in STD_LOGIC_VECTOR(31 downto 0);
   port(A, B:
        F:
                 in STD_LOGIC_VECTOR(2 downto 0);
        γ:
                 out STD_LOGIC_VECTOR(31 downto 0);
                 out STD_LOGIC);
        Zero:
 end component;
 component regfile
   port(clk:
                       in STD_LOGIC;
        we3:
                      in STD_LOGIC;
        ral, ra2, wa3: in STD_LOGIC_VECTOR(4 downto 0);
        wd3: in STD_LOGIC_VECTOR(31 downto 0);
        rd1, rd2:
                     out STD_LOGIC_VECTOR(31 downto 0));
 end component;
  component adder
   port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
        y: out STD_LOGIC_VECTOR(31 downto 0));
 end component;
 component s12
   port(a: in STD_LOGIC_VECTOR(31 downto 0);
        y: out STD_LOGIC_VECTOR(31 downto 0));
 end component;
 component signext
   port(a: in STD LOGIC VECTOR(15 downto 0);
        y: out STD_LOGIC_VECTOR(31 downto 0));
 end component;
 component zeroext
   port(a: in STD_LOGIC_VECTOR(15 downto 0);
       y: out STD_LOGIC_VECTOR(31 downto 0));
 end component;
 component flopr generic(width: integer);
   port(clk, reset: in STD_LOGIC;
        d: in STD_LOGIC_VECTOR(width-1 downto 0);
        q:
                   out STD_LOGIC_VECTOR(width-1 downto 0));
  end component;
 component flopenr generic(width: integer);
   port(clk, reset: in STD_LOGIC;
                  in STD_LOGIC;
        d:
                   in STD_LOGIC_VECTOR(width-1 downto 0);
                    out STD_LOGIC_VECTOR(width-1 downto 0));
        q:
  end component;
  component mux2 generic(width: integer);
   port(d0, d1: in STD_LOGIC_VECTOR(width-1 downto 0);
        s:
              in STD LOGIC;
        у:
                out STD_LOGIC_VECTOR(width-1 downto 0));
 end component;
  component mux3 generic(width: integer);
   port(d0, d1, d2: in STD_LOGIC_VECTOR(width-1 downto 0);
                    in STD_LOGIC_VECTOR(1 downto 0);
        s:
                    out STD_LOGIC_VECTOR(width-1 downto 0));
        у:
 end component;
  component mux4 generic(width: integer);
   port(d0, d1, d2, d3: in STD_LOGIC_VECTOR(width-1 downto 0);
      s:
                        in STD_LOGIC_VECTOR(1 downto 0);
      y:
                        out STD_LOGIC_VECTOR(width-1 downto 0));
  end component;
 component mux5 generic(width: integer);
   port(d0, d1, d2, d3, d4: in STD_LOGIC_VECTOR(width-1 downto 0);
      s:
                          in STD_LOGIC_VECTOR(2 downto 0);
      у:
                           out STD_LOGIC_VECTOR(width-1 downto 0));
 end component;
  -- lb / lbu
 component zeroext8_32
   port(a: in STD_LOGIC_VECTOR(7 downto 0);
```

```
end component;
 component signext8_32
   port(a: in STD_LOGIC_VECTOR(7 downto 0);
        y: out STD_LOGIC_VECTOR(31 downto 0));
 end component;
 signal writereg: STD_LOGIC_VECTOR(4 downto 0);
 signal pcnext, pc, instr, data, srca, srcb, a,
        aluresult, aluout, signimm, signimmsh, wd3, rd1, rd2, pcjump:
                  STD_LOGIC_VECTOR(31 downto 0);
  -- lb / lbu
 signal memdata, membytezext, membytesext: STD_LOGIC_VECTOR(31 downto 0);
 signal membyte: STD_LOGIC_VECTOR(7 downto 0);
begin
 -- op and funct fields to controller
 op <= instr(31 downto 26);
 funct <= instr(5 downto 0);</pre>
  -- datapath
 pcreg: flopenr generic map(32) port map(clk, reset, pcen, pcnext, pc);
 adrmux: mux2 generic map(32) port map(pc, aluout, iord, adr);
 instrreg: flopenr generic map(32) port map(clk, reset, irwrite,
                                            readdata, instr);
 -- changes for lb / lbu
 datareg: flopr generic map(32) port map(clk, reset, memdata, data);
  lbmux: mux4 generic map(8) port map(readdata(31 downto 24),
                                        readdata(23 downto 16),
                                       readdata(15 downto 8),
                                       readdata(7 downto 0),
                                       aluout(1 downto 0), membyte);
 lbze: zeroext8_32 port map(membyte, membytezext);
 lbse: signext8_32 port map(membyte, membytesext);
 datamux: mux3 generic map(32) port map(readdata, membytezext, membytesext,
                                        lb, memdata);
 datareg: flopr generic map(32) port map(clk, reset, readdata, data);
 regdstmux: mux2 generic map(5) port map(instr(20 downto 16),
                                         instr(15 downto 11),
                                         regdst, writereg);
 wdmux: mux2 generic map(32) port map(aluout, data, memtoreg, wd3);
 rf: regfile port map(clk, regwrite, instr(25 downto 21),
                      instr(20 downto 16),
                  writereg, wd3, rd1, rd2);
 se: signext port map(instr(15 downto 0), signimm);
 ze: zeroext port map(instr(15 downto 0), zeroimm); --andi
 immsh: sl2 port map(signimm, signimmsh);
 areg: flopr generic map(32) port map(clk, reset, rd1, a);
 breg: flopr generic map(32) port map(clk, reset, rd2, writedata);
 srcamux: mux2 generic map(32) port map(pc, a, alusrca, srca);
 srcbmux: mux5 generic map(32) port map(writedata,
                   signimm, signimmsh, zeroimm, alusrcb, srcb); --andi
 alu32: alu port map(srca, srcb, alucontrol, aluresult, zero);
 alureg: flopr generic map(32) port map(clk, reset, aluresult, aluout);
 pcjump <= pc(31 downto 28)&instr(25 downto 0)&"00";
 pcmux: mux3 generic map(32) port map(aluresult, aluout,
                                      pcjump, pcsrc, pcnext);
end;
library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_ARITH.all;
entity flopenr is -- flip-flop with asynchronous reset
 generic(width: integer);
```

y: out STD_LOGIC_VECTOR(31 downto 0));

```
port(clk, reset: in STD_LOGIC;
       en:
            in STD_LOGIC;
       d:
                  in STD_LOGIC_VECTOR(width-1 downto 0);
       q:
                  out STD_LOGIC_VECTOR(width-1 downto 0));
end;
architecture asynchronous of flopenr is
 process(clk, reset) begin
    if reset then q <= CONV_STD_LOGIC_VECTOR(0, width);
   elsif rising_edge(clk) and en = '1' then
      q <= d;
    end if;
  end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux3 is -- three-input multiplexer
 generic(width: integer);
  port(d0, d1, d2: in STD_LOGIC_VECTOR(width-1 downto 0);
                  in STD_LOGIC_VECTOR(1 downto 0);
                   out STD_LOGIC_VECTOR(width-1 downto 0));
end;
architecture behave of mux3 is
begin
 process(all) begin
   case s is
      when "00" =>
                    y \ll d0;
      when "01" => y \le d1;
     when "10" => y \le d2;
     when others => y <= d0;
   end case;
  end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux4 is -- four-input multiplexer
 generic(width: integer);
 port(d0, d1, d2, d3: in STD_LOGIC_VECTOR(width-1 downto 0);
       s:
                       in STD_LOGIC_VECTOR(1 downto 0);
       у:
                       out STD_LOGIC_VECTOR(width-1 downto 0));
end;
architecture behave of mux4 is
begin
 process(all) begin
   case s is
      when "00" => y \le d0;
      when "01" => y \le d1;
      when "10" => y \le d2;
      when "11" => y \le d3;
      when others \Rightarrow y \Rightarrow d0; -- should never happen
   end case;
  end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux5 is -- five-input multiplexer
  generic(width: integer);
  port(d0, d1, d2, d3, d4: in STD_LOGIC_VECTOR(width-1 downto 0);
       s:
                           in STD_LOGIC_VECTOR(2 downto 0);
```

```
y:
                            out STD_LOGIC_VECTOR(width-1 downto 0));
end;
architecture behave of mux5 is
begin
 process(all) begin
    case s is
      when "000" =>
                      y <= d0;
                      y <= d1;
      when "001" =>
      when "010" =>
                      y <= d2;
      when "011" =>
                      y <= d3;
      when "100" => \dot{y} <= d4;
     when others => y <= d0; -- should never happen
    end case;
  end process;
end;
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity alu is
                 in STD_LOGIC_VECTOR(31 downto 0);
  port(A, B:
       F:
                 in STD_LOGIC_VECTOR(2 downto 0);
       v:
                 out STD_LOGIC_VECTOR(31 downto 0);
       Zero:
                 out STD_LOGIC);
end;
architecture synth of alu is
                      STD_LOGIC_VECTOR(31 downto 0);
  signal S, Bout:
begin
  Bout \leftarrow (not B) when (F(3) = '1') else B;
  S \le A + Bout + F(3);
  Zero <= '1' when (Y = X"00000000") else '0';
  process(all) begin
    case F(1 downto 0) is
      when "00" \Rightarrow Y \Rightarrow A and Bout;
      when "01" => Y <= A or Bout;
      when "10" => Y \le S;
      when "11" => Y <=
      ("00000000000000000000000000000000" & S(31));
     when others => Y <= X"00000000";
    end case;
  end process;
end;
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use ieee.std_logic_unsigned.all;
entity signext is
            in STD_LOGIC_VECTOR(15 downto 0);
 port(A:
                out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture synth of signext is
begin
  Y <= (15 \text{ downto } 0 => a, \text{ others } => a(15));
end;
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use ieee.std_logic_unsigned.all;
```

```
entity zeroext is
           in STD_LOGIC_VECTOR(15 downto 0);
  port(A:
      Υ:
               out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture synth of zeroext is
begin
  Y <= (15 downto 0 => a, others => '0');
end;
-- for lb / lbu
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use ieee.std_logic_unsigned.all;
entity signext8_32 is
  port(A: in STD_LOGIC_VECTOR(7 downto 0);
       Υ:
                out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture synth of signext8_32 is
  Y \ll (7 \text{ downto } 0 \Rightarrow a, \text{ others } \Rightarrow a(7));
end;
-- for lb / lbu
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use ieee.std_logic_unsigned.all;
entity zeroext8_32 is
  port(A: in STD_LOGIC_VECTOR(7 downto 0);
              out STD_LOGIC_VECTOR(31 downto 0));
       Υ:
end;
architecture synth of zeroext8_32 is
  Y <= (7 downto 0 => a, others =>'0');
end;
```

Exercise 7.28

\$s1 is written, \$t0 is read in cycle 5.

Exercise 7.29

\$s0 is written, \$t4 and \$t5 are read in cycle 5.

Exercise 7.30




FIGURE 7.19 Abstract pipeline for Exercise 7.30

Exercise 7.31




FIGURE 7.20 Abstract pipeline for Exercise 7.31

Exercise 7.32

It takes 1 + 4(5) + 2 = 23 clock cycles to issue all the instructions.

instructions =
$$1 + 3(5) + 1 = 17$$

CPI = 23 clock cycles / 17 instructions = **1.35**.

Exercise 7.33

It takes 3 + 6(10) + 3 = 66 clock cycles to issue all the instructions.

instructions =
$$3 + 5(10) + 2 = 55$$

CPI = 66 clock cycles / 55 instructions = **1.2.**


Exercise 7.34

addi requires no additional changes to the datapath, only changes to the control. The main decoder is modified to accommodate addi the same as it was for the single-cycle processor (Table 7.4) repeated in Table 7.21 for convenience.

Instruction	opcode	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemtoReg	ALUOp
R-type	000000	1	1	0	0	0	0	10
lw	100011	1	0	1	0	0	1	00
sw	101011	0	X	1	0	1	X	00
beq	000100	0	X	0	1	0	X	01
addi	001000	1	0	1	0	0	0	00

TABLE 7.21 Main decoder truth table enhanced to support addi

Exercise 7.35




Instruction	opcode	RegWrite	RegDst	ALUSrc	Branch	MemWrite	MemtoReg	ALUOp	JumpD
R-type	000000	1	1	0	0	0	0	10	0
lw	100011	1	0	1	0	0	1	00	0
sw	101011	0	X	1	0	1	X	00	0
beq	000100	0	X	0	1	0	X	01	0
j	000010	0	X	X	0	0	X	XX	1

TABLE 7.22 Main decoder truth table enhanced to support j

We must also write new equations for the flush signal, *FlushE*.

FlushE = lwstall OR branchstall OR JumpD

Exercise 7.36



chapter 7

The Hazard Unit must no longer produce the ForwardAD and ForwardBD signals. PCPlus4 must also be passed through the pipeline register to the Execute stage. Also, the FlushE signal requires new hardware, as described by the following Boolean expression:

FlushE = lwstall OR PCSrcE

CPI calculation:

Loads take 1 clock cycle when there is no dependency and 2 when the processor must stall for a dependency, so they have a CPI of (0.6)(1) + (0.4)(2) = 1.4. Branches take 1 clock cycle when they are predicted properly and 3 when they are not, so they have a CPI of (0.75)(1) + (0.25)(3) = 1.5. Jumps always have a CPI of 2. All other instructions have a CPI of 1. Hence, for this benchmark, Average CPI = (0.25)(1.4) + (0.1)(1) + (0.11)(1.5) + (0.02)(2) + (0.52)(1) = 1.175.

Cycle time calculation:

We modify Equation 7.5 to correspond to our new hardware. Only the Decode and Execute stages change.

$$T_{c} = max \begin{pmatrix} t_{\rm pcq} + t_{\rm memread} + t_{\rm setup} \\ 2(t_{\rm RFread} + t_{\rm setup}) \\ t_{\rm pcq} + t_{\rm mux} + t_{\rm mux} + t_{\rm ALU} + t_{\rm AND} + t_{\rm mux} + t_{\rm setup} \\ t_{\rm pcq} + t_{\rm memwrite} + t_{\rm setup} \\ 2(t_{\rm pcq} + t_{\rm mux} + t_{\rm RFwrite}) \end{pmatrix}$$
Fetch Decode Execute Memory

Thus, the cycle time of the pipelined processor is $T_{c3} = \max(30 + 250 + 20, 2(150 + 20), 30 + 25 + 25 + 200 + 15 + 25 + 20, 30 + 220 + 20, 2(30 + 25 + 100)) = \max(300, 340, 340, 270, 310) =$ **340 ps**. The Decode and Execute stages tie for the critical path.

According to Equation 7.1, the total execution time is $T_3 = (100 \times 10^9 \text{ instructions})(1.175 \text{ cycles / instruction})(340 \times 10^{-12} \text{ s/cycle}) = 39.95 \text{ s}.$

This compares with the execution time of 63.3 s when the branch prediction was performed in the Decode stage (see Example 7.10).

Exercise 7.37

The critical path is the Decode stage, according to Equation 7.5:

 $T_{c3} = \max(30 + 250 + 20, 2(150 + 25 + 40 + 15 + 25 + 20), 30 + 25 + 25 + 200 + 20, 30 + 220 + 20, 2(30 + 25 + 100)) = \max(300, 550, 300, 270, 310) = 550$ ps. The next slowest stage is 310 ps for the writeback stage, so it doesn't make sense to make the Decode stage any faster than that.

The slowest unit in the Decode stage is the register file read (150 ps). We need to reduce the cycle time by 550 - 310 = 240 ps. Thus, we need to reduce the register file read delay by 240/2 = 120 ps to (150 - 120) = 30 ps.

The new cycle time is 310 ps.

Exercise 7.38

Increasing the ALU delay by 20% (from 200 ps to 240 ps) does not change the critical path (the critical path is the Decode stage in either case, not the Execute stage). Thus, a 20% increase or decrease in delay in the ALU will not affect the cycle time.

Exercise 7.39

CPI = 0.25(1+0.5*6) + 0.1(1) + 0.11(1+0.3*1) + 0.02(2) + 0.52(1) = 1.8 Execution Time = (100 x 10⁹ instructions)(1.8 cycles/instruction)(400 x 10⁻¹² s/cycle) = 72s

Exercise 7.40

MIPS Pipelined Processor

SystemVerilog

VHDL

```
// pipelined MIPS processor
                                                                        library IEEE; use IEEE.STD_LOGIC_1164.all;
                                                                        entity mips is -- pipelined MIPS processor port(clk, reset: in STD_LOGI
module mips(input logic
                                         clk, reset,
                                                                                                        STD LOGIC;
               output logic [31:0] pcF,
                                                                              pcF:
                                                                                                  inout STD_LOGIC_VECTOR(31 downto 0);
                                                                               instrF:
                                                                                                        STD_LOGIC_VECTOR(31 downto 0);
               input logic [31:0] instrF,
                                                                               memwriteM:
                                                                                                  out
                                                                                                        STD_LOGIC;
               output logic
                                         memwriteM,
                                                                               aluoutM, writedataM: inout STD_LOGIC_VECTOR(31 downto 0);
               output logic [31:0] aluoutM, writedataM,
                                                                               readdataM:
                                                                                                  in
                                                                                                        STD_LOGIC_VECTOR(31 downto 0));
               input logic [31:0] readdataM);
                                                                        architecture struct of mips is
  logic [5:0] opD, functD;
                                                                          component controller
  logic
                   regdstE, alusrcE,
                                                                            port(clk, reset:
                                                                                                         in STD_LOGIC;
                                                                                 opD, functD:
                                                                                                         in STD_LOGIC_VECTOR(5 downto 0);
                  pcsrcD,
                                                                                 flushE, equalD:
                                                                                                         in STD_LOGIC;
                  memtoregE, memtoregM, memtoregW,
                                                                                                         inout STD_LOGIC;
inout STD_LOGIC;
                                                                                branchD:
                                                                                memtoregE, memtoregM:
                 regwriteE, regwriteM, regwriteW;
                                                                                 memtoregW, memwriteM:
                                                                                                         out STD_LOGIC;
  logic [2:0] alucontrolE;
                                                                                pcsrcD, alusrcE:
                                                                                                         out STD_LOGIC;
                   flushE, equalD;
  logic
                                                                                regdstE:
                                                                                                         out STD LOGIC;
                                                                                regwriteE:
                                                                                                         inout STD LOGIC;
                                                                                                         inout STD_LOGIC;
                                                                                regwriteM, regwriteW:
  controller c(clk, reset, opD, functD, flushE,
                                                                                 jumpD:
                                                                                                         out STD_LOGIC;
                   equalD, memtoregE, memtoregM,
                                                                                {\tt alucontrolE:}
                                                                                                         out STD_LOGIC_VECTOR(2 downto 0));
                                                                          end component;
                   memtoregW, memwriteM, pcsrcD,
                                                                          component datapath
                   branchD, alusrcE, regdstE, regwriteE,
                                                                           port(clk, reset:
                                                                                                               in STD_LOGIC;
                   regwriteM, regwriteW, jumpD,
                                                                                memtoregE, memtoregM, memtoregW: in STD_LOGIC;
                                                                                 pcsrcD, branchD:
                                                                                                               in STD_LOGIC;
                   alucontrolE);
                                                                                alusrcE, regdstE:
                                                                                                               in STD LOGIC;
  {\tt datapath}\ {\tt dp(clk,\ reset,\ memtoregE,\ memtoregM,}
                                                                                regwriteE, regwriteM, regwriteW: in STD_LOGIC;
                  memtoregW, pcsrcD, branchD,
                                                                                                               in STD_LOGIC;
                                                                                jumpD:
                  alusrcE, regdstE, regwriteE,
                                                                                alucontrolE:
                                                                                                              in STD_LOGIC_VECTOR(2 downto 0);
                                                                                equalD:
                                                                                                               out STD LOGIC;
                  regwriteM, regwriteW, jumpD,
                                                                                                           inout STD_LOGIC_VECTOR(31 downto 0);
                                                                               pcF:
                  alucontrolE,
                                                                                instrF:
                                                                                                             in STD_LOGIC_VECTOR(31 downto 0);
                                                                               aluoutM, writedataM:
                                                                                                           inout STD_LOGIC_VECTOR(31 downto 0);
                  equalD, pcF, instrF,
                                                                                readdataM:
                                                                                                             in STD_LOGIC_VECTOR(31 downto 0);
                  aluoutM, writedataM, readdataM,
                                                                                opD, functD:
                                                                                                              out STD LOGIC VECTOR(5 downto 0);
                  opD, functD, flushE);
                                                                                 flushE:
                                                                                                               inout STD_LOGIC);
endmodule
                                                                          end component;
                                                                          signal opD, functD: STD_LOGIC_VECTOR(5 downto 0);
                                                                          signal regdstE, alusrcE, pcsrcD, memtoregE, memtoregM,
                                                                                 memtoregW, regwriteE, regwriteM, regwriteW,
                                                                                 branchD, jumpD:
                                                                                 STD_LOGIC;
                                                                          signal alucontrolE: STD LOGIC VECTOR(2 downto 0);
                                                                          signal flushE, equalD: STD_LOGIC;
                                                                          c: controller port map(clk, reset, opD, functD, flushE, equalD, branchD,
                                                                                       memtoregE, memtoregM, memtoregW, memwriteM, pcsrcD,
alusrcE, regdstE, regwriteE, regwriteM, regwriteW, jumpD,
                                                                                       alucontrolE);
```

end;

dp: datapath port map(clk, reset, memtoregE, memtoregM, memtoregW,

alusrcE, regdstE, regwriteE, regwriteM, regwriteW, jumpD,

pcsrcD, branchD,

alucontrolE,
equalD, pcF, instrF,
alucutM, writedataM, readdataM,
opD, functD, flushE);

MIPS Pipelined Control SystemVerilog

```
module controller(input logic
                                     clk, reset,
                  input logic [5:0]
                                     opD, functD,
                  input logic
                                     flushE, equalD,
                  output logic
                                     memtoregE,
                                     memtoregM,
                  output logic
                                     memtoregW,
                                     memwriteM.
                  output logic
                                     pcsrcD,
                                    branchD, alusrcE,
                  output logic
                                     regdstE,
                                     regwriteE,
                  output logic
                                     regwriteM,
                                     regwriteW,
                  output logic
                                     jumpD,
                  output logic [2:0] alucontrolE);
 logic [1:0] aluopD;
 logic
              memtoregD, memwriteD, alusrcD,
             regdstD, regwriteD;
 logic [2:0] alucontrolD;
 logic
              memwriteE;
 maindec md(opD, memtoregD, memwriteD, branchD,
             alusrcD, regdstD, regwriteD, jumpD,
             aluopD);
 aludec ad(functD, aluopD, alucontrolD);
 assign pcsrcD = branchD & equalD;
 // pipeline registers
 floprc #(8) regE(clk, reset, flushE,
                  {memtoregD, memwriteD, alusrcD,
                  regdstD, regwriteD, alucontrolD},
                  {memtoregE, memwriteE, alusrcE,
                 regdstE, regwriteE, alucontrolE});
 flopr #(3) regM(clk, reset,
                  {memtoregE, memwriteE, regwriteE},
                 {memtoregM, memwriteM, regwriteM});
 flopr #(2) regW(clk, reset,
                  {memtoregM, regwriteM},
                  {memtoregW, regwriteW});
endmodule
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity controller is -- pipelined control decoder
                                   in STD_LOGIC;
   port(clk, reset:
                                   in STD_LOGIC_VECTOR(5 downto 0);
         opD, functD:
         flushE, equalD:
                                   in STD_LOGIC;
        branchD:
                                   inout STD LOGIC;
         memtoregE, memtoregM:
                                   inout STD LOGIC;
         memtoregW, memwriteM:
                                   out STD_LOGIC;
        pcsrcD, alusrcE:
                                   out STD LOGIC;
         readstE:
                                    out STD LOGIC;
        regwriteE:
                                   inout STD LOGIC;
         regwriteM, regwriteW:
                                   inout STD LOGIC;
         iumpD:
                                   out STD_LOGIC;
         alucontrolE:
                                   out STD_LOGIC_VECTOR(2 downto 0));
end:
architecture struct of controller is
 component maindec
                             in STD LOGIC VECTOR(5 downto 0);
   port(op:
        memtoreg, memwrite: out STD LOGIC;
         branch, alusrc:
                             out STD_LOGIC;
         regdst, regwrite:
                             out STD_LOGIC;
         iump:
                             out STD LOGIC;
                             out STD LOGIC VECTOR(1 downto 0));
         aluop:
  end component;
  component aludec
    port(funct:
                    in STD_LOGIC_VECTOR(5 downto 0);
        aluop:
                    in STD LOGIC VECTOR(1 downto 0);
         alucontrol: out STD_LOGIC_VECTOR(2 downto 0));
  end component;
  component flopr is generic(width: integer);
    port(clk, reset: in STD_LOGIC;
                    in STD LOGIC VECTOR(width-1 downto 0);
        d:
         q:
                     out STD_LOGIC_VECTOR(width-1 downto 0));
  end component;
  component floprc generic(width: integer);
   port(clk, reset: in STD_LOGIC;
    clear: in STD_LOGIC;
         d:
                     in STD_LOGIC_VECTOR(width-1 downto 0);
                     out STD_LOGIC_VECTOR(width-1 downto 0));
  end component;
  signal aluopD: STD LOGIC VECTOR(1 downto 0);
  signal memtoregD, memwriteD, alusrcD: STD_LOGIC;
  signal regdstD, regwriteD: STD_LOGIC;
  signal alucontrolD: STD_LOGIC_VECTOR(2 downto 0);
  signal memwriteE: STD LOGIC;
  -- internal signals
  signal d_regE: STD_LOGIC_VECTOR(7 downto 0);
  signal q_regE: STD_LOGIC_VECTOR(7 downto 0);
  signal d regM: STD LOGIC VECTOR(2 downto 0);
  signal q_regM: STD_LOGIC_VECTOR(2 downto 0);
  signal d_regW: STD_LOGIC_VECTOR(1 downto 0);
  signal q_regW: STD_LOGIC_VECTOR(1 downto 0);
begin
 md: maindec port map(opD, memtoreqD, memwriteD, branchD,
             alusrcD, regdstD, regwriteD, jumpD,
             aluopD);
  ad: aludec port map(functD, aluopD, alucontrolD);
  pcsrcD <= branchD and equalD;
```

(controller continued from previous page)

VHDL

```
-- pipeline registers
regE: floprc generic map(8) port map (clk, reset, flushE,
                d regE, g regE);
regM: flopr generic map(3) port map(clk, reset,
                d_regM, q_regM);
regW: flopr generic map(2) port map(clk, reset,
                d_regW, q_regW);
d_regE <= memtoregD & memwriteD & alusrcD & regdstD &</pre>
regwriteD & alucontrolD;
memtoregE <= q_regE(7);
memwriteE <= q_regE(6);
alusrcE
            <= q_regE(5);
regdstE
            <= q_regE(4);
          <= q_regE(3);
regwriteE
alucontrolE <= q_regE(2 downto 0);
d_regM <= memtoregE & memwriteE & regwriteE;</pre>
memtoregM <= q_regM(2);
memwriteM <= q_regM(1);
regwriteM <= q_regM(0);
d_regW <= memtoregM & regwriteM;
memtoregW <= q_regW(1);
regwriteW <= q_regW(0);
```

MIPS Pipelined Main Decoder

SystemVerilog

```
module maindec(input logic [5:0] op,
              output logic
                              memtoreg, memwrite,
              output logic
                                 branch, alusrc,
              output logic
                                 regdst, regwrite,
              output logic
                                  jump,
              output logic [1:0] aluop);
 logic [9:0] controls;
 assign {regwrite, regdst, alusrc,
         branch, memwrite,
         memtoreg, jump, aluop} = controls;
 always_comb
   case(op)
     6'b000000: controls <= 9'b110000010; //Rtyp
     6'b100011: controls <= 9'b101001000; //LW
     6'b101011: controls <= 9'b001010000; //SW
     6'b000100: controls <= 9'b000100001; //BEO
     6'b001000: controls <= 9'b101000000; //ADDI
     6'b000010: controls <= 9'b000000100; //J
     default: controls <= 9'bxxxxxxxxx; //???
   endcase
endmodule
```

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity maindec is -- main control decoder
                          in STD_LOGIC_VECTOR(5 downto 0);
      memtoreg, memwrite: out STD_LOGIC;
      branch, alusrc:    out STD_LOGIC;
regdst, regwrite:    out STD_LOGIC;
       jump:
                           out STD_LOGIC;
                           out STD_LOGIC_VECTOR(1 downto 0));
end:
architecture behave of maindec is
  signal controls: STD_LOGIC_VECTOR(8 downto 0);
begin
 process(all) begin
    case op is
      when "000000" => controls <= "110000010"; -- Rtype
      when "100011" => controls <= "101001000"; -- LW
      when "101011" => controls <= "001010000"; -- SW
      when "000100" => controls <= "000100001"; -- BEQ
      when "001000" => controls <= "101000000"; -- ADDI
      when "000010" => controls <= "000000100"; -- J
      when others => controls <= "----"; -- illegal op
    end case;
  end process;
  regwrite <= controls(8);
  regdst <= controls(7);
  alusrc <= controls(6);
  branch <= controls(5);
  memwrite <= controls(4);
  memtoreg <= controls(3);
  iump
          <= controls(2);
          <= controls(1 downto 0);
  aluop
```

359

MIPS Pipelined ALU Decoder SystemVerilog

```
module aludec(input logic [5:0] funct,
              input logic [1:0] aluop,
              output logic [2:0] alucontrol);
  always_comb
    case(aluop)
      2'b00: alucontrol <= 3'b010; // add
      2'b01: alucontrol <= 3'b110; // sub
     default: case(funct)
                                    // RTYPE
          6'b100000: alucontrol <= 3'b010; // ADD
          6'b100010: alucontrol <= 3'b110; // SUB
          6'b100100: alucontrol <= 3'b000; // AND
         6'b100101: alucontrol <= 3'b001; // OR
         6'b101010: alucontrol <= 3'b111; // SLT
          default: alucontrol <= 3'bxxx; // ???
        endcase
   endcase
endmodule
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity aludec is -- ALU control decoder
 port(funct: in STD_LOGIC_VECTOR(5 downto 0);
       aluop:
                     in STD_LOGIC_VECTOR(1 downto 0);
       alucontrol: out STD_LOGIC_VECTOR(2 downto 0));
architecture behave of aludec is
 process(all) begin
    case aluop is
      when "00" => alucontrol <= "010"; -- add (for lb/sb/addi)
when "01" => alucontrol <= "110"; -- sub (for beq)
      when others => case funct is
                                                -- R-type instructions
                           when "100000" => alucontrol <= "010"; -- add
when "100010" => alucontrol <= "110"; -- sub
                            when "100100" => alucontrol <= "000"; -- and
                            when "100101" => alucontrol <= "001"; -- or
                            when "101010" => alucontrol <= "111"; -- slt
                            when others => alucontrol <= "---"; -- ???
                       end case;
    end case;
 end process;
end:
```

MIPS Pipelined Datapath

SystemVerilog

```
library IEEE; use IEEE.STD LOGIC 1164.all; use IEEE.STD LOGIC ARITH.all;
module datapath(input logic
                                           clk, reset,
                                                                  entity datapath is -- MIPS datapath
                   input logic
                                           memtoreqE,
                                                                                                    in STD_LOGIC;
                                                                   port(clk, reset:
                                          memtoregM,
                                                                       memtoregE, memtoregM, memtoregW: in STD_LOGIC;
                                                                       pcsrcD, branchD:
alusrcE, regdstE:
                                          memtoreaW.
                                                                                                    in STD_LOGIC;
                                                                                                    in STD LOGIC;
                   input logic
                                          pcsrcD, branchD,
                                                                       regwriteE, regwriteM, regwriteW: in STD LOGIC;
                  input logic
                                          alusrcE, regdstE,
                                                                                                 in STD_LOGIC;
                                                                       jumpD:
                   input logic
                                                                        alucontrolE:
                                                                                                    in STD_LOGIC_VECTOR(2 downto 0);
                                          regwriteE,
                                                                       equalD:
                                                                                                   out STD LOGIC;
                                          regwriteM,
                                                                                                inout STD_LOGIC_VECTOR(31 downto 0);
                                                                       pcF:
                                           regwriteW,
                                                                       instrF:
                                                                                                   in STD_LOGIC_VECTOR(31 downto 0);
                                                                                                 inout STD_LOGIC_VECTOR(31 downto 0);
                   input logic
                                                                       aluoutM, writedataM:
                                           jumpD,
                                                                       readdataM:
                                                                                                  in STD_LOGIC_VECTOR(31 downto 0);
                   input logic [2:0] alucontrolE,
                                                                        opD, functD:
                                                                                                   out STD LOGIC VECTOR(5 downto 0);
                   output logic
                                          equalD,
                                                                                                   inout STD LOGIC);
                                                                       flushE:
                   output logic [31:0] pcF,
                   input logic [31:0] instrF,
                                                                 architecture struct of datapath is
                   output logic [31:0] aluoutM,
                                                                 component alu
                                                                   port(A, B: in
                                                                                   STD_LOGIC_VECTOR(31 downto 0);
                                           writedataM,
                                                                       F: in STD_LOGIC_VECTOR(2 downto 0);
Y: buffer STD_LOGIC_VECTOR(31 downto 0);
                   input logic [31:0] readdataM,
                   output logic [5:0] opD, functD,
                                                                        Zero: out STD_LOGIC);
                                                                   end component;
                   output logic
                                          flushE);
                                                                   component regfile
                                                                    port(clk:
                                                                                      in STD_LOGIC;
  logic
                                                                         we3:
                 forwardaD, forwardbD;
                                                                                      in STD LOGIC;
                                                                         ral, ra2, wa3: in STD_LOGIC_VECTOR(4 downto 0);
  logic [1:0] forwardaE, forwardbE;
                                                                                     in STD_LOGIC_VECTOR(31 downto 0);
                                                                         wd3:
                 stallF;
  logic
                                                                         rd1, rd2:
                                                                                      out STD_LOGIC_VECTOR(31 downto 0));
  logic [4:0] rsD, rtD, rdD, rsE, rtE, rdE;
                                                                   end component;
                                                                   component adder
  logic [4:0] writeregE, writeregM, writeregW;
                                                                    port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
  logic
                 flushD;
                                                                             out STD_LOGIC_VECTOR(31 downto 0));
                                                                        v:
  logic [31:0] pcnextFD, pcnextbrFD,
                                                                   end component;
                 pcplus4F, pcbranchD;
                                                                   component sl2
                                                                    port(a: in STD_LOGIC_VECTOR(31 downto 0);
  logic [31:0] signimmD, signimmE, signimmshD;
                                                                        y: out STD_LOGIC_VECTOR(31 downto 0));
  logic [31:0] srcaD, srca2D, srcaE, srca2E;
                                                                   end component;
  logic [31:0] srcbD, srcb2D, srcbE, srcb2E, srcb3E;
                                                                   component signext
                                                                    port(a: in STD_LOGIC_VECTOR(15 downto 0);
  logic [31:0] pcplus4D, instrD;
                                                                        v: out STD LOGIC VECTOR(31 downto 0));
  logic [31:0] aluoutE, aluoutW;
                                                                   end component;
  logic [31:0] readdataW, resultW;
                                                                   component flopr generic(width: integer);
                                                                     port(clk, reset: in STD_LOGIC;
                                                                                  in STD LOGIC VECTOR(width-1 downto 0);
                                                                         d:
  // hazard detection
                                                                                   out STD_LOGIC_VECTOR(width-1 downto 0));
                                                                         α:
 hazard h(rsD, rtD, rsE, rtE, writeregE, writeregM,
                                                                   end component;
                                                                   component flopenr is generic(width: integer);
            writeregW, regwriteE, regwriteM, regwriteW,
                                                                     port(clk, reset: in STD_LOGIC;
                memtoregE, memtoregM, branchD,
                                                                                 in STD_LOGIC;
                                                                         en:
                                                                         d:
                                                                                   in STD_LOGIC_VECTOR(width-1 downto 0);
                forwardaD, forwardbD, forwardaE,
                                                                         q:
                                                                                   out STD_LOGIC_VECTOR(width-1 downto 0));
                forwardbE,
                                                                   end component;
                stallF, stallD, flushE);
                                                                   component floprc is generic(width: integer);
                                                                    port(clk, reset: in STD_LOGIC;
                                                                                 in STD_LOGIC;
                                                                         clear:
  // next PC logic (operates in fetch and decode)
                                                                         d:
                                                                                   in STD_LOGIC_VECTOR(width-1 downto 0);
  mux2 #(32) pcbrmux(pcplus4F, pcbranchD, pcsrcD,
                                                                         q:
                                                                                   out STD_LOGIC_VECTOR(width-1 downto 0));
                         pcnextbrFD);
                                                                   end component;
                                                                   component flopenrc is generic(width: integer);
  mux2 #(32) pcmux(pcnextbrFD, {pcplus4D[31:28],
                                                                     port(clk, reset: in STD_LOGIC;
                       instrD[25:0], 2'b00},
                                                                         en, clear: in STD_LOGIC;
                                                                                   in STD LOGIC VECTOR(width-1 downto 0);
                        jumpD, pcnextFD);
                                                                         d:
                                                                                   out STD_LOGIC_VECTOR(width-1 downto 0));
                                                                         a:
                                                                   end component;
  // register file (operates in decode and writeback)
                                                                   component mux2 generic(width: integer);
                                                                     rf(clk, regwriteW, rsD, rtD, writeregW,
                    resultW, srcaD, srcbD);
                                                                         v:
                                                                                out STD_LOGIC_VECTOR(width-1 downto 0));
                                                                   end component;
                                                                   component mux3 generic(width: integer);
  // Fetch stage logic
                                                                   port(d0, d1, d2: in STD_LOGIC_VECTOR(width-1 downto 0);
s: in STD_LOGIC_VECTOR(1 downto 0);
  flopenr #(32) pcreg(clk, reset, ~stallF,
                                                                       s:
                         pcnextFD, pcF);
                                                                                   out STD_LOGIC_VECTOR(width-1 downto 0));
  adder
                pcadd1(pcF, 32'b100, pcplus4F);
                                                                  end component;
```

361

(continued from previous page)

SystemVerilog

```
// Decode stage
  flopenr #(32) r1D(clk, reset, ~stallD, pcplus4F,
pcplus4D);
 flopenrc #(32) r2D(clk, reset, ~stallD, flushD, in-
strF, instrD);
 signext
             se(instrD[15:0], signimmD);
              immsh(signimmD, signimmshD);
 adder
            pcadd2(pcplus4D, signimmshD, pcbranchD);
 mux2 #(32) forwardadmux(srcaD, aluoutM, forwardaD,
 mux2 #(32) forwardbdmux(srcbD, aluoutM, forwardbD,
srch2D);
 eacmp
             comp(srca2D, srcb2D, equalD);
 assign opD = instrD[31:26];
 assign functD = instrD[5:0];
 assign rsD = instrD[25:21];
 assign rtD = instrD[20:16];
 assign rdD = instrD[15:11];
 assign flushD = pcsrcD | jumpD;
 // Execute stage
 floprc #(32) r1E(clk, reset, flushE, srcaD, srcaE);
 floprc #(32) r2E(clk, reset, flushE, srcbD, srcbE);
 floprc #(32) r3E(clk, reset, flushE, signimmD, sign-
immE);
 floprc #(5) r4E(clk, reset, flushE, rsD, rsE);
 floprc #(5) r5E(clk, reset, flushE, rtD, rtE);
 floprc #(5) r6E(clk, reset, flushE, rdD, rdE);
  mux3 #(32) forwardaemux(srcaE, resultW, aluoutM,
forwardaE, srca2E);
  mux3 #(32) forwardbemux(srcbE, resultW, aluoutM,
forwardbE, srcb2E);
   mux2 #(32)
                srcbmux(srcb2E, signimmE, alusrcE,
srcb3E);
 alu
               alu(srca2E, srcb3E, alucontrolE, alu-
outE);
 mux2 #(5)
            wrmux(rtE, rdE, regdstE, writeregE);
 // Memory stage
 flopr #(32) r1M(clk, reset, srcb2E, writedataM);
 flopr #(32) r2M(clk, reset, aluoutE, aluoutM);
 flopr #(5) r3M(clk, reset, writeregE, writeregM);
 // Writeback stage
 flopr #(32) r1W(clk, reset, aluoutM, aluoutW);
 flopr #(32) r2W(clk, reset, readdataM, readdataW);
 flopr #(5) r3W(clk, reset, writeregM, writeregW);
  mux2 #(32) resmux(aluoutW, readdataW, memtoregW,
resultW);
endmodule
```

```
component eacmp is
   port(a, b: in STD_LOGIC_VECTOR(31 downto 0);
             out STD_LOGIC);
  end component;
  component hazard
   port(rsD, rtD, rsE, rtE:
                                        in STD_LOGIC_VECTOR(4 downto 0);
        writeregE, writeregM, writeregW: in STD_LOGIC_VECTOR(4 downto 0);
        regwriteE, regwriteM, regwriteW: in STD_LOGIC;
         memtoregE, memtoregM, branchD: in STD_LOGIC;
                                         out STD_LOGIC;
         forwardaD, forwardbD:
        forwardaE, forwardbE:
                                        out STD LOGIC VECTOR(1 downto 0);
         stallF, flushE:
                                          out STD LOGIC;
         stallD:
                                          inout STD_LOGIC);
  end component;
  signal forwardaD, forwardbD: STD_LOGIC;
  signal forwardaE, forwardbE: STD_LOGIC_VECTOR(1 downto 0);
  signal stallF, stallFbar, stallD, stallDbar: STD_LOGIC;
 signal rsD, rtD, rdD, rsE, rtE, rdE: STD_LOGIC_VECTOR(4 downto 0);
signal writeregE, writeregM, writeregW: STD_LOGIC_VECTOR(4 downto 0);
  signal flushD: STD_LOGIC;
  signal pcnextFD, pcnextbrFD, pcplus4F, pcbranchD:
   STD_LOGIC_VECTOR(31 downto 0);
  signal signimmD, signimmE, signimmshD: STD LOGIC VECTOR(31 downto 0);
  signal srcaD, srca2D, srcaE, srca2E: STD_LOGIC_VECTOR(31 downto 0);
  signal srcbD, srcb2D, srcbE, srcb2E, srcb3E:
    STD_LOGIC_VECTOR(31 downto 0);
  signal pcplus4D, instrD: STD_LOGIC_VECTOR(31 downto 0);
  signal alwoutE, alwoutW: STD LOGIC VECTOR(31 downto 0);
  signal readdataW, resultW: STD_LOGIC_VECTOR(31 downto 0);
  signal d1_pcmux: STD_LOGIC_VECTOR(31 downto 0);
begin
 -- hazard detection
 h: hazard port map(rsD, rtD, rsE, rtE, writeregE, writeregM, writeregW,
              regwriteE, regwriteM, regwriteW,
              memtoregE, memtoregM, branchD,
             forwardaD, forwardbD, forwardaE, forwardbE,
             stallF, stallD, flushE);
  -- next PC logic (operates in fetch and decode)
  dl_pcmux <= pcplus4D(31 downto 28) & instrD(25 downto 0) & "00";
 pcbrmux: mux2 generic map(32) port map(pcplus4F, pcbranchD, pcsrcD,
                                        pcnextbrFD);
  pcmux: mux2 generic map(32) port map(pcnextbrFD, d1_pcmux,
                                       jumpD, pcnextFD);
  -- register file (operates in decode and writeback)
  rf: regfile port map(clk, regwriteW, rsD, rtD, writeregW,
                resultW, srcaD, srcbD);
  -- Fetch stage logic
  stallDbar <= (not stallD);
  stallFbar <= (not stallF);
  pcreg: flopenr generic map(32) port map(clk, reset, stallFbar,
                                          pcnextFD, pcF);
  pcplus4F);
  -- Decode stage
  rlD: flopenr generic map(32) port map(clk, reset, stallDbar,
                                        pcplus4F, pcplus4D);
  r2D: flopenrc generic map(32) port map(clk, reset, stallDbar,
                                         flushD, instrF, instrD);
  se: signext port map(instrD(15 downto 0), signimmD);
  immsh: sl2 port map(signimmD, signimmshD);
  pcadd2: adder port map(pcplus4D, signimmshD, pcbranchD);
  forwardadmux: mux2 generic map(32) port map(srcaD, aluoutM,
                                             forwardaD, srca2D);
  forwardbdmux: mux2 generic map(32) port map(srcbD, aluoutM,
  comp: eqcmp port map(srca2D, srcb2D, equalD);
  opD <= instrD(31 downto 26);
  functD <= instrD(5 downto 0);
  rsD <= instrD(25 downto 21);
  rtD <= instrD(20 downto 16);
  rdD <= instrD(15 downto 11);
  flushD <= pcsrcD or jumpD;
```

(continued from previous page)

VHDL

```
-- Execute stage
  rlE: floprc generic map(32) port map(clk, reset, flushE, srcaD, srcaE);
  r2E: floprc generic map(32) port map(clk, reset, flushE, srcbD, srcbE);
  r3E: floprc generic map(32) port map(clk, reset, flushE, signimmD,
                                          signimmE);
  r4E: floprc generic map(5) port map(clk, reset, flushE, rsD, rsE);
 r5E: floprc generic map(5) port map(clk, reset, flushE, rtD, rtE); r6E: floprc generic map(5) port map(clk, reset, flushE, rdD, rdE);
  forwardaemux: mux3 generic map(32) port map(srcaE, resultW, aluoutM,
                                                  forwardaE, srca2E);
  forwardbemux: mux3 generic map(32) port map(srcbE, resultW, aluoutM,
                                                  forwardbE, srcb2E);
  srcbmux: mux2 generic map(32) port map(srcb2E, signimmE, alusrcE,
                                             srcb3E);
  alul: alu port map(srca2E, srcb3E, alucontrolE, aluoutE);
  wrmux: mux2 generic map(5) port map(rtE, rdE, regdstE, writeregE);
 rlM: flopr generic map(32) port map(clk, reset, srcb2E, writedataM);
  r2M: flopr generic map(32) port map(clk, reset, aluoutE, aluoutM);
 r3M: flopr generic map(5) port map(clk, reset, writeregE, writeregM);
  -- Writeback stage
 r1W: flopr generic map(32) port map(clk, reset, aluoutM, aluoutW);
 r2W: flopr generic map(32) port map(clk, reset, readdataM, readdataW);
r3W: flopr generic map(5) port map(clk, reset, writeregM, writeregW);
  resmux: mux2 generic map(32) port map(aluoutW, readdataW, memtoregW,
                                           resultW);
end;
```

The following describes the building blocks that are used in the MIPS pipelined processor that are not found in Section 7.6.2.

363

MIPS Pipelined Processor Hazard Unit SystemVerilog

```
module hazard(input logic [4:0] rsD, rtD, rsE, rtE,
              input logic [4:0] writeregE,
                               writeregM, writeregW,
                               regwriteE, regwriteM,
            input logic
                                 regwriteW,
            input logic
                              memtoregE, memtoregM,
                                 branchD.
             output logic
                                 forwardaD,
                                 forwardbD,
            output logic [1:0] forwardaE, forwardbE,
             output logic
                                 stallF, stallD,
                                 flushE);
 logic lwstallD, branchstallD;
 // forwarding sources to D stage (branch equality)
 assign forwardaD = (rsD !=0 & rsD == writeregM &
                                       regwriteM);
 assign forwardbD = (rtD !=0 & rtD == writeregM &
                                       regwriteM);
 // forwarding sources to E stage (ALU)
 always_comb
   begin
     forwardaE = 2'b00; forwardbE = 2'b00;
     if (rsE != 0)
       if (rsE == writeregM & regwriteM)
         forwardaE = 2'b10;
       else if (rsE == writeregW & regwriteW)
         forwardaE = 2'b01;
     if (rtE != 0)
        if (rtE == writeregM & regwriteM)
         forwardbE = 2'b10;
       else if (rtE == writeregW & regwriteW)
          forwardbE = 2'b01;
   end
 // stalls
 assign #1 lwstallD = memtoregE &
                      (rtE == rsD | rtE == rtD);
 assign #1 branchstallD = branchD &
            (regwriteE &
             (writeregE == rsD | writeregE == rtD) |
             memtoreqM &
            (writeregM == rsD | writeregM == rtD));
 assign #1 stallD = lwstallD | branchstallD;
 assign #1 stallF = stallD;
    // stalling D stalls all previous stages
 assign #1 flushE = stallD;
   // stalling D flushes next stage
 // Note: not necessary to stall D stage on store
 //
          if source comes from load;
 11
          instead, another bypass network could
 11
          be added from W to M
endmodule
```

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity hazard is -- hazard unit
 port(rsD, rtD, rsE, rtE:
                                         in STD_LOGIC_VECTOR(4 downto 0);
       writeregE, writeregM, writeregW: in STD_LOGIC_VECTOR(4 downto 0);
       regwriteE, regwriteM, regwriteW: in STD_LOGIC;
       memtoregE, memtoregM, branchD: in STD_LOGIC;
       forwardaD, forwardbD:
                                         out STD LOGIC;
       forwardaE, forwardbE:
                                         out STD_LOGIC_VECTOR(1 downto 0);
       stallF, flushE:
                                         out STD LOGIC;
       stallD:
                                         inout STD LOGIC);
  end:
architecture behave of hazard is
 signal lwstallD, branchstallD: STD_LOGIC;
begin
   - forwarding sources to D stage (branch equality)
  forwardaD <= '1' when ((rsD /= "00000") and (rsD = writeregM) and
                          (regwriteM = '1'))
               else '0';
  forwardbD <= '1' when ((rtD /= "00000") and (rtD = writeregM) and
                         (regwriteM = '1'))
               else '0';
  -- forwarding sources to E stage (ALU)
 process(all) begin
    forwardaE <= "00"; forwardbE <= "00";
   if (rsE /= "00000") then
  if (rsE = writeregM) and (regwriteM = '1')) then
        forwardaE <= "10";
      elsif ((rsE = writeregW) and (regwriteW = '1')) then
       forwardaE <= "01";
     end if:
    end if;
    if (rtE /= "00000") then
     if ((rtE = writeregM) and (regwriteM = '1')) then
       forwardbE <= "10";
     elsif ((rtE = writeregW) and (regwriteW = '1')) then
       forwardbE <= "01";
    end if;
  end process;
  -- stalls
 lwstallD <= '1' when ((memtoregE = '1') and ((rtE = rsD) or (rtE = rtD)))</pre>
              else '0';
  branchstallD <= '1' when ((branchD = '1') and
              (((regwriteE = '1') and
  ((writeregE = rsD) or (writeregE = rtD))) or
               ((memtoregM = '1') and
                ((writeregM = rsD) or (writeregM = rtD)))))
                  else '0';
  stallD <= (lwstallD or branchstallD) after 1 ns;
  stallF <= stallD after 1 ns; -- stalling D stalls all previous stages
  flushE <= stallD after 1 ns; -- stalling D flushes next stage
  -- not necessary to stall D stage on store if source comes from load;
  -- instead, another bypass network could be added from W to M
end;
```

MIPS Pipelined Processor Parts

SystemVerilog

```
library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_ARITH.all;
                                                                    entity floprc is -- flip-flop with synchronous reset and clear
module floprc #(parameter WIDTH = 8)
                                                                      generic(width: integer);
                 (input logic
                                                clk, reset,
                                                                      port(clk, reset: in STD_LOGIC;
                                                                          clear: in STD_LOGIC;
d: in STD_LOGIC_VECTOR(width-1 downto 0);
                                                 clear,
                  input logic [WIDTH-1:0] d,
                                                                          q:
                                                                                    out STD_LOGIC_VECTOR(width-1 downto 0));
                  output logic [WIDTH-1:0] q);
                                                                    end:
                                                                    architecture synchronous of floprc is
  always_ff @(posedge clk, posedge reset)
                                                                    begin
    if (reset) q \ll #1 0;
                                                                      process(clk, reset, clear) begin
    else if (clear) q <= #1 0;
                                                                        if rising\_edge(clk) then
                                                                         if reset then q <= CONV_STD_LOGIC_VECTOR(0, width);
    else
                       q <= #1 d;
                                                                          elsif clear then q <= CONV_STD_LOGIC_VECTOR(0, width);
endmodule
                                                                         end if;
                                                                        end if;
module flopenrc #(parameter WIDTH = 8)
                                                                      end process;
                    (input logic
                                                   clk, reset,
                     input logic
                                                   en, clear,
                                                                    library IEEE; use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_ARITH.all;
                      input logic [WIDTH-1:0] d,
                                                                    entity flopenrc is -- flip-flop with synchronous reset, enable, and clear
                      output logic [WIDTH-1:0] q);
                                                                      generic(width: integer);
                                                                      port(clk, reset: in STD_LOGIC;
                                                                          en, clear: in STD_LOGIC;
  always_ff @(posedge clk, posedge reset)
                                                                                  in STD_LOGIC_VECTOR(width-1 downto 0);
                                                                          d:
             (reset) q <= #1 0;
                                                                                    out STD_LOGIC_VECTOR(width-1 downto 0));
                                                                          α:
    else if (clear) q <= #1 0;
    else if (en) q <= #1 d;
                                                                    architecture asynchronous of flopenrc is
endmodule
                                                                    begin
                                                                      process(clk, reset, clear) begin
                                                                        if rising_edge(clk) then
                                                                         if reset then q <= CONV_STD_LOGIC_VECTOR(0, width);
                                                                          elsif clear then q <= CONV_STD_LOGIC_VECTOR(0, width);
                                                                         elsif en then q <= d;
                                                                         end if;
                                                                        end if;
                                                                      end process;
                                                                    end;
```

MIPS Pipelined Processor Memories SystemVerilog

```
module imem(input logic [5:0] a,
            output logic [31:0] rd);
 logic [31:0] RAM[63:0];
  initial
   begin
      $readmemh("memfile.dat",RAM);
    end
 assign rd = RAM[a]; // word aligned
endmodule
module dmem(input logic
                               clk, we,
            input logic [31:0] a, wd,
            output logic [31:0] rd);
 reg [31:0] RAM[63:0];
 initial
   begin
      $readmemh("memfile.dat",RAM);
 assign rd = RAM[a[31:2]]; // word aligned
 always @(posedge clk)
    if (we)
     RAM[a[31:2]] \le wd;
endmodule
```

```
library IEEE;
use IEEE.STD LOGIC 1164.all; use STD.TEXTIO.all;
use IEEE.STD_LOGIC_UNSIGNED.all; use IEEE.STD_LOGIC_ARITH.all;
entity imem is -- instruction memory
 port(a: in STD_LOGIC_VECTOR(5 downto 0);
      rd: out STD_LOGIC_VECTOR(31 downto 0));
end;
architecture behave of imem is
 process is
   file memfile: TEXT;
    variable L: line;
    variable ch: character;
    variable index, result: integer;
    type ramtype is array (63 downto 0) of STD_LOGIC_VECTOR(31 downto 0);
    variable mem: ramtype;
 begin
     -- initialize memory from file
   for i in 0 to 63 loop -- set all contents low
     mem(conv_integer(i)) := CONV_STD_LOGIC_VECTOR(0, 32);
    end loop;
    FILE_OPEN(memfile, "memfile.dat", READ_MODE);
    while not endfile(memfile) loop
     readline(memfile, L);
     result := 0;
       read(L, ch);
if '0' <= ch and ch <= '9' then
           result := result*16 + character'pos(ch) - character'pos('0');
        elsif 'a' <= ch and ch <= 'f' then
         result := result*16 + character'pos(ch) - character'pos('a')+10;
       else report "Format error on line " & integer'image(index)
            severity error;
       end if;
     end loop;
     mem(index) := CONV_STD_LOGIC_VECTOR(result, 32);
     index := index + 1;
    end loop;
    -- read memory
   loop
     rd <= mem(CONV INTEGER(a));
     wait on a;
    end loop;
 end process;
end;
library IEEE; use IEEE.STD_LOGIC_1164.all;
use STD.TEXTIO.all;
use IEEE.STD_LOGIC_UNSIGNED.all; use IEEE.STD_LOGIC_ARITH.all;
entity dmem is -- data memory
 port(clk, we: in STD_LOGIC;
      a, wd: in STD_LOGIC_VECTOR(31 downto 0);
      rd:
               out STD LOGIC VECTOR(31 downto 0));
architecture behave of dmem is
begin
 process is
   type ramtype is array (63 downto 0) of STD_LOGIC_VECTOR(31 downto 0);
    variable mem: ramtype;
 begin
    -- read or write memory
    1000
     if clk'event and clk = '1' then
         if (we = '1') then mem(CONV_INTEGER(a(7 downto 2))) := wd;
          end if;
     end if;
     rd <= mem(CONV_INTEGER(a(7 downto 2)));
     wait on clk, a;
    end loop;
 end process;
```

MIPS Pipelined Processor Testbench

SystemVerilog

end

end

endmodule

module testbench(); clk; logic logic reset; logic [31:0] writedata, dataadr; logic memwrite; // instantiate device to be tested top dut(clk, reset, writedata, dataadr, memwrite); // initialize test initial begin reset <= 1; # 22; reset <= 0; // generate clock to sequence tests begin clk <= 1; # 5; clk <= 0; # 5; // check results always @(negedge clk) begin if(memwrite) begin if(dataadr === 84 & writedata === 7) begin \$display("Simulation succeeded"); \$stop; end else if (dataadr !== 80) begin \$display("Simulation failed"); end

```
use IEEE.STD_LOGIC_1164.all; use IEEE.STD_LOGIC_UNSIGNED.all;
entity testbench is
architecture test of testbench is
  component top is
 port(clk, reset:
                             in STD_LOGIC;
       writedata, dataadr: inout STD_LOGIC_VECTOR(31 downto 0);
      memwrite:
                           inout STD_LOGIC);
 end component;
  signal writedata, dataadr: STD_LOGIC_VECTOR(31 downto 0);
  signal clk, reset, memwrite: STD_LOGIC;
  -- instantiate device to be tested
 dut: top port map(clk, reset, writedata, dataadr, memwrite);
  -- Generate clock with 10 ns period
 process begin
   clk <= '1';
    wait for 5 ns;
    clk <= '0';
    wait for 5 ns;
  end process;
  -- Generate reset for first two clock cycles
  process begin
   reset <= '1';
    wait for 22 ns;
    reset <= '0';
    wait;
  end process;
  -- check that 7 gets written to address 84
 process (clk) begin
    if (clk'event and clk = '0' and memwrite = '1') then
     if (conv_integer(dataadr) = 84 and conv_integer(writedata) = 7) then
        report "Just kidding! Simulation succeeded"
        severity failure;
      elsif (dataadr /= 80) then
       report "Simulation failed"
        severity failure;
      end if;
    end if:
  end process;
end;
```

367

Exercise 7.41

MIPS Pipelined Processor Hazard Unit SystemVerilog

```
module hazard(input logic [4:0] rsD, rtD, rsE, rtE,
              input logic [4:0] writeregE,
                                writeregM, writeregW,
            input logic
                               regwriteE, regwriteM,
                                 regwriteW,
            input logic
                               memtoregE, memtoregM,
              input logic
                                 branchD,
             output logic
                                forwardaD, forwardbD,
            output logic [1:0] forwardaE, forwardbE,
              output logic
                                 stallF, stallD,
                                 flushE);
  logic lwstallD, branchstallD;
  // forwarding sources to D stage (branch equality)
  assign forwardaD = (rsD !=0 & rsD == writeregM &
                                       regwriteM);
  assign forwardbD = (rtD !=0 & rtD == writeregM &
                                       regwriteM);
  // forwarding sources to E stage (ALU)
  always_comb
   begin
      forwardaE = 2'b00; forwardbE = 2'b00;
      if (rsE != 0)
        if (rsE == writeregM & regwriteM)
          forwardaE = 2'b10;
        else if (rsE == writeregW & regwriteW)
          forwardaE = 2'b01;
     if (rtE != 0)
        if (rtE == writeregM & regwriteM)
          forwardbE = 2'b10;
        else if (rtE == writeregW & regwriteW)
          forwardbE = 2'b01;
    end
  // stalls
  assign #1 lwstallD = memtoregE &
                      (rtE == rsD | rtE == rtD);
  assign #1 branchstallD = branchD &
             (regwriteE &
             (writeregE == rsD | writeregE == rtD) |
              memtoregM &
             (writeregM == rsD | writeregM == rtD));
  assign #1 stallD = lwstallD | branchstallD;
 assign #1 stallF = stallD;
                                                        end;
    // stalling D stalls all previous stages
  assign #1 flushE = stallD;
    // stalling D flushes next stage
  // Note: not necessary to stall D stage on store
  11
           if source comes from load;
  11
           instead, another bypass network could
  11
           be added from W to M
endmodule
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity hazard is -- hazard unit
  port(rsD, rtD, rsE, rtE:
                                           in STD LOGIC VECTOR(4 downto 0);
       writeregE, writeregM, writeregW: in
regwriteE, regwriteM, regwriteW: in
                                                STD_LOGIC_VECTOR(4 downto 0);
                                                STD_LOGIC;
        memtoregE, memtoregM, branchD:
                                                STD_LOGIC;
                                           in
       forwardaD, forwardbD:
                                           out STD_LOGIC;
                                           out STD LOGIC VECTOR(1 downto 0);
       forwardaE, forwardbE:
       stallF, flushE:
                                           out STD_LOGIC;
       stallD:
                                           inout STD LOGIC);
  end;
architecture behave of hazard is
  signal lwstallD, branchstallD: STD_LOGIC;
   - forwarding sources to D stage (branch equality)
  forwardaD <= '1' when ((rsD /= "00000") and (rsD = writeregM) and
                           (regwriteM = '1'))
                else '0';
  forwardbD <= '1' when ((rtD /= "00000") and (rtD = writeregM) and
                           (regwriteM = '1'))
                else '0';
  -- forwarding sources to E stage (ALU)
  process(all) begin
    forwardaE <= "00"; forwardbE <= "00";
    if (rsE /= "00000") then
      if ((rsE = writeregM) and (regwriteM = '1')) then
      forwardaE <= "10";
elsif ((rsE = writeregW) and (regwriteW = '1')) then</pre>
        forwardaE <= "01";
      end if;
    end if;
    if (rtE /= "00000") then
      if ((rtE = writeregM) and (regwriteM = '1')) then
        forwardbE <= "10";
      elsif ((rtE = writeregW) and (regwriteW = '1')) then
        forwardbE <= "01";
      end if;
    end if;
  end process;
  -- stalls
 lwstallD <= '1' when ((memtoregE = '1') and ((rtE = rsD) or (rtE = rtD)))
               else '0';
  branchstallD <= '1' when ((branchD = '1') and
               (((regwriteE = '1') and
  ((writeregE = rsD) or (writeregE = rtD))) or
                ((memtoregM = '1') and
                 ((writeregM = rsD) or (writeregM = rtD)))))
                   else '0';
  stallD <= (lwstallD or branchstallD) after 1 ns;
 stallF <= stallD after 1 ns; -- stalling D stalls all previous stages flushE <= stallD after 1 ns; -- stalling D flushes next stage
  -- not necessary to stall D stage on store if source comes from load;
  -- instead, another bypass network could be added from W to M \,
```




FIGURE 7.21 Hazard unit hardware for forwarding to the Execution stage




FIGURE 7.22 Hazard unit hardware for forwarding to the Decode stage






FIGURE 7.23 Hazard unit hardware for stalling/flushing in the Fetch, Decode, and Execute stages

Exercise 7.42





Question 7.1

A pipelined microprocessors with N stages offers an ideal speedup of N over nonpipelined microprocessor. This speedup comes at the cost of little extra hardware: pipeline registers and possibly a hazard unit.

Question 7.2

While pipelining offers speedup, it still has its costs. The speedup of an N stage processor is not N because of (1) sequencing overhead ($t_{pcq} + t_{setup}$, the

delay of inserting a register), (2) unequal delays of pipeline stages, (3) time to fill up the pipeline (at the beginning of a program), (4) time to drain the pipeline (at the end of a program), and (5) dependencies stalling or flushing the pipeline.

Question 7.3

A hazard in a pipelined microprocessor occurs when the execution of an instruction depends on the result of a previously issued instruction that has not completed executing. Some options for dealing with hazards are: (1) to have the compiler insert nops to prevent dependencies, (2) to have the compiler reorder the code to eliminate dependencies (inserting nops when this is impossible), (3) to have the hardware stall (or flush the pipeline) when there is a dependency, (4) to have the hardware forward results to earlier stages in the pipeline or stall when that is impossible.

Options (1 and 2): Advantages of the first two methods are that no added hardware is required, so area and, thus, cost and power is minimized. However, performance is not maximized in cases where nops are inserted.

Option 3: The advantage of having the hardware flush or stall the pipeline as needed is that the compiler can be simpler and, thus, likely faster to run and develop. Also, because there is no forwarding hardware, the added hardware is minimal. However, again, performance is not maximized in cases where forwarding could have been used instead of stalling.

Option 4: This option offers the greatest performance advantage but also costs the most hardware for forwarding, stalling, and flushing the pipeline as necessary because of dependencies.

A combination of options 2 and 4 offers the greatest performance advantage at the cost of more hardware and a more sophisticated compiler.

Question 7.4

A superscalar processor duplicates the datapath hardware to execute multiple instructions (in the same stage of a pipelined processor) at once. Ideally, the fetch stage can fetch multiple instructions per clock cycle. However, due to dependencies, this may be impossible. Thus, the costs of implementing a superscalar processor are (1) more hardware (additional register file and memory ports, additional functional units, more hazard detection and forwarding hardware, etc.) and (2) more complex fetch and commit (execution completion) algorithms. Also, because of dependencies, superscalar processors are often underutilized. Thus, for programs with a large amount of dependencies, superscalar processors can consume more area, power and cost (because of the additional hardware) without providing any speedup.

CHAPTER 8

Exercise 8.1

Answers to this question will vary.

Temporal locality: (1) making phone calls (if you called someone recently, you're likely to call them again soon). (2) using a textbook (if you used a textbook recently, you will likely use it again soon).

Spatial locality: (1) reading a magazine (if you looked at one page of the magazine, you're likely to look at next page soon). (2) walking to locations on campus - if a student is visiting a professor in the engineering department, she or he is likely to visit another professor in the engineering department soon.

Exercise 8.2

Spatial locality: One program that exhibits spatial locality is an mp3 player. Suppose a song is stored in a file as a long string of bits. If the computer is playing one part of the song, it will need to fetch the bits immediately adjacent to the ones currently being read (played).

Temporal locality: An application that exhibits temporal locality is a Web browser. If a user recently visited a Web site, the user is likely to peruse that Web site again soon.

Exercise 8.3

Repeat data accesses to the following addresses: 0x0 0x10 0x20 0x30 0x40

The miss rate for the fully associative cache is: 100%. Miss rate for the direct-mapped cache is 2/5 = 40%.

302

SOLUTIONS

chapter 8

Exercise 8.4

Repeat data accesses to the following addresses: 0x0 0x40 0x80 0xC0

They all map to set 0 of the direct-mapped cache, but they fit in the fully associative cache. After many repetitions, the miss rate for the fully associative cache approaches 0%. The miss rate for the direct-mapped cache is 100%.

Exercise 8.5

- (a) Increasing block size will increase the cache's ability to take advantage of spatial locality. This will reduce the miss rate for applications with spatial locality. However, it also decreases the number of locations to map an address, possibly increasing conflict misses. Also, the miss penalty (the amount of time it takes to fetch the cache block from memory) increases.
- (b) Increasing the associativity increases the amount of necessary hardware but in most cases decreases the miss rate. Associativities above 8 usually show only incremental decreases in miss rate.
- (c) Increasing the cache size will decrease capacity misses and could decrease conflict misses. It could also, however, increase access time.

Exercise 8.6

Usually. Associative caches usually have better miss rates than direct-mapped caches of the same capacity and block size because they have fewer conflict misses. However, pathological cases exist where thrashing can occur, causing the set associative cache to have a worse miss rate.

Exercise 8.7

(a) False.

Counterexample: A 2-word cache with block size of 1 and access pattern: 0 4 8

has a 50% miss rate with a direct-mapped cache, and a100% miss rate with a 2-way set associative cache.

(b) True.

303

The 16KB cache is a superset of the 8KB cache. (Note: it's possible that they have the *same* miss rate.)

(c) Usually true.

Instruction memory accesses display great spatial locality, so a large block size reduces the miss rate.

Exercise 8.8

- (a) $b \times S \times N \times 4$ bytes
- (b) $[A (\log_2(S) + \log_2(b) + 2)] \times S \times N$
- (c) S = 1, N = C/b
- (d) S = C/b

Exercise 8.9

Figure 8.1 shows where each address maps for each cache configuration.




FIGURE 8.1 Address mappings for Exercise 8.9

- (a) **80% miss rate**. Addresses 70-7C and 20 use unique cache blocks and are not removed once placed into the cache. Miss rate is 20/25 = 80%.
- (b) **100% miss rate**. A repeated sequence of length greater than the cache size produces no hits for a fully-associative cache using LRU.
- (c) 100% miss rate. The repeated sequence makes at least three accesses to each set during each pass. Using LRU replacement, each value must be replaced each pass through.
- (d) **40% miss rate**. Data words from consecutive locations are stored in each cache block. The larger block size is advantageous since accesses in the

chapter 8

304 SOLUTIONS

given sequence are made primarily to consecutive word addresses. A block size of two cuts the number of block fetches in half since two words are obtained per block fetch. The address of the second word in the block will always hit in this type of scheme (e.g. address 44 of the 40-44 address pair). Thus, the second consecutive word accesses always hit: 44, 4C, 74, 7C, 84, 8C, 94, 9C, 4, C, 14, 1C. Tracing block accesses (see Figure 8.1) shows that three of the eight blocks (70-74, 78-7C, 20-24) also remain in memory. Thus, the hit rate is: 15/25 = 60% and miss rate is 40%.

Exercise 8.10


- (a) 11/14 = 79% miss rate.
- (b) 12/14 = 86% miss rate.
- (c) 6/14 = 43% miss rate.
- (d) 7/14 = 50% miss rate.

Exercise 8.11

- (a) 128
- (b) 100%
- (c) ii

Exercise 8.12

(a - b)



- (c) Each tag is 32 (c+2-n) bits = (30 (c-n)) bits
- (d) # tag bits × # blocks = $(30 (c-n)) \times 2^{c+2-b'}$

(a)

			Block	Byte
Memory	Tag	Set	Offse	Offse
Address	16 bits	13 bits	1 bit	2 bits
Addiess	31:16	15:3	2	1:0

- (b) Each tag is 16 bits. There are 32Kwords / (2 words / block) = 16K blocks and each block needs a tag: $16 \times 16K = 2^{18} = 256$ Kbits of tags.
- (c) Each cache block requires: 2 status bits, 16 bits of tag, and 64 data bits, thus each set is 2×82 bits = **164 bits**.
- (d) The design must use enough RAM chips to handle both the total capacity and the number of bits that must be read on each cycle. For the data, the SRAM must provide a capacity of 128 KB and must read 64 bits per cycle (one 32-bit word from each way). Thus the design needs at least 128KB / (8KB/RAM) = 16 RAMs to hold the data and 64 bits / (4 pins/RAM) = 16 RAMs to supply the number of bits. These are equal, so the design needs exactly 16 RAMs for the data.

For the tags, the total capacity is 32 KB, from which 32 bits (two 16-bit tags) must be read each cycle. Therefore, only 4 RAMs are necessary to meet the capacity, but 8 RAMs are needed to supply 32 bits per cycle. Therefore, the design will need 8 RAMs, each of which is being used at half capacity.

With 8Ksets, the status bits require another $8K \times 4$ -bit RAM. We use a 16K \times 4-bit RAM, using only half of the entries.






FIGURE 8.2 Cache design for Exercise 8.13

Bits 15:2 of the address select the word within a set and block. Bits 15-3 select the set. Bits 31:16 of the address are matched against the tags to find a hit in one (or none) of the two blocks with each set.

Exercise 8.14

- (a) The word in memory might be found in two locations, one in the onchip cache, and one in the off-chip cache.
- (b) For the first-level cache, the number of sets, S = 512/4 = 128 sets. Thus, 7 bits of the address are set bits. The block size is 16 bytes / 4 bytes/word = 4 words, so there are 2 block offset bits. Thus, the number of tag bits for the first-level cache is 32 (7+2+2) = 21 bits.

For the second-level cache, the number of sets is equal to the number of blocks, S = 256 Ksets. Thus, 18 bits of the address are set bits. The block size is 16 bytes / 4 bytes/word = 4 words, so there are 2 block offset bits. Thus, the number of tag bits for the second-level cache is 32 - (18+2+2) = 10 bits.

307

(c) From Equation 8.2, $AMAT = t_{\text{cache}} + MR_{\text{cache}}(t_{\text{MM}} + MR_{\text{MM}} t_{\text{VM}})$. In this case, there is no virtual memory but there is an L2 cache. Thus,

$$AMAT = t_{\text{cache}} + MR_{\text{cache}}(t_{\text{L2cache}} + MR_{\text{L2cache}} t_{\text{MM}})$$

Where, MR is the miss rate. In terms of hit rate, $MR_{\rm cache} = 1 - HR_{\rm cache}$, and $MR_{\rm L2cache} = 1 - HR_{\rm L2cache}$. Using the values given in Table 8.6,

$$AMAT = t_a + (1 - A)(t_b + (1 - B)t_m)$$

(d)

When the first-level cache is enabled, the second-level cache receives only the "hard" accesses, ones that don't show enough temporal and spatial locality to hit in the first-level cache. The "easy" accesses (ones with good temporal and spatial locality) hit in the first-level cache, even though they would have also hit in the second-level cache. When the first-level cache is disabled, the hit rate goes up because the second-level cache supplies both the "easy" accesses and some of the "hard" accesses.

Exercise 8.15

(a)

FIFO:

FIFO replacement approximates LRU replacement by discarding data that has been in the cache longest (and is thus least likely to be used again). A FIFO cache can be stored as a queue, so the cache need not keep track of the least recently used way in an *N*-way set-associative cache. It simply loads a new cache block into the next way upon a new access. FIFO replacement doesn't work well when the *least recently used* data is not also the data fetched *longest ago*.

Random:

Random replacement requires less overhead (storage and hardware to update status bits). However, a random replacement policy might randomly evict recently used data. In practice random replacement works quite well.

(b)

FIFO replacement would work well for an application that accesses a first set of data, then the second set, then the first set again. It then accesses a third set of data and finally goes back to access the second set of data. In this case, FIFO would replace the first set with the third set, but LRU would replace the second set. The LRU replacement would require the cache to pull in the second set of data twice.

308

SOLUTIONS

chapter 8

Exercise 8.16

(a)
$$AMAT = t_{\text{cache}} + MR_{\text{cache}} t_{\text{MM}}$$

With a cycle time of 1/1 GHz = 1 ns,

$$AMAT = 1 \text{ ns} + 0.05(60 \text{ ns}) = 4 \text{ ns}$$

(b)
$$CPI = 4 + 4 = 8$$
 cycles (for a load)
 $CPI = 4 + 3 = 7$ cyles (for a store)

(c) Average CPI =
$$(0.11 + 0.02)(3) + (0.52)(4) + (0.1)(7) + (0.25)(8) = 5.17$$

(d) Average
$$CPI = 5.17 + 0.07(60) = 9.37$$

Exercise 8.17

(a)
$$AMAT = t_{cache} + MR_{cache} t_{MM}$$

With a cycle time of 1/1 GHz = 1 ns,

$$AMAT = 1 \text{ ns} + 0.15(200 \text{ ns}) = 31 \text{ ns}$$

(b)
$$CPI = 31 + 4 = 35$$
 cycles (for a load) $CPI = 31 + 3 = 34$ cyles (for a store)

(c) Average CPI =
$$(0.11 + 0.02)(3) + (0.52)(4) + (0.1)(34) + (0.25)(35) =$$

14.6

(d) Average CPI =
$$14.6 + 0.1(200) = 34.6$$

Exercise 8.18

$$2^{64}$$
 bytes = 2^4 exabytes = **16 exabytes**.

Exercise 8.19

1 million gigabytes of hard disk
$$\approx 2^{20} \times 2^{30} = 2^{50}$$
 bytes = 1 petabytes 10,000 gigabytes of hard disk $\approx 2^{14} \times 2^{30} = 2^{44}$ bytes = 16 terabytes


Thus, the system would need **44 bits** for the physical address and **50 bits** for the virtual address.

Exercise 8.20

- (a) 23 bits
- (b) $2^{32}/2^{12} = 2^{20}$ virtual pages
- (c) $8 \text{ MB} / 4 \text{ KB} = 2^{23}/2^{12} = 2^{11} \text{ physical pages}$
- (d) virtual page number: 20 bits; physical page number = 11 bits
- (e) # virtual pages / # physical pages = 2^9 virtual pages mapped to each physical page.

Imagine a program around memory address 0x01000000 operating on data around address 0x00000000. Physical page 0 would constantly be swapped between these two virtual pages, causing severe thrashing.

- (f) 2^{20} page table entries (one for each virtual page).
- (g) Each entry uses 11 bits of physical page number and 2 bits of status information. Thus, **2 bytes** are needed for each entry (rounding 13 bits up to the nearest number of bytes).
 - (h) The total table size is 2^{21} bytes.



Exercise 8.21

- (a) 31 bits
- (b) $2^{50}/2^{12} = 2^{38}$ virtual pages
- (c) $2 \text{ GB} / 4 \text{ KB} = 2^{31}/2^{12} = 2^{19}$ physical pages
- (d) virtual page number: 38 bits; physical page number = 19 bits
- (e) 2³⁸ page table entries (one for each virtual page).
- (f) Each entry uses 19 bits of physical page number and 2 bits of status information. Thus, **3 bytes** are needed for each entry (rounding 21 bits up to the nearest number of bytes).
 - (h) The total table size is 3×2^{38} bytes.

310

SOLUTIONS

chapter 8

Exercise 8.22

(a) From Equation 8.2, $AMAT = t_{cache} + MR_{cache} (t_{MM} + MR_{MM} t_{VM})$. However, each data access now requires an address translation (page table or TLB lookup). Thus,

Without the TLB:

$$AMAT = t_{\text{MM}} + [t_{\text{cache}} + MR_{\text{cache}} (t_{\text{MM}} + MR_{\text{MM}} t_{\text{VM}})]$$

$$AMAT = 100 + [1 + 0.02(100 + 0.000003(1,000,000))] \text{ cycles} = \textbf{103.06 cy-cles}$$

With the TLB:

$$AMAT = [t_{\text{TLB}} + MR_{\text{TLB}}(t_{\text{MM}})] + [t_{\text{cache}} + MR_{\text{cache}}(t_{\text{MM}} + MR_{\text{MM}}t_{\text{VM}})]$$

$$AMAT = [1 + 0.0005(100)] + [1 + 0.02(100 + 0.000003 \times 1,000,000)] \text{ cycles}$$

$$= \textbf{4.11 cycles}$$

(b) # bits per entry = valid bit + tag bits + physical page number 1 valid bit

tag bits = virtual page number = 20 bits physical page number = 11 bits

Thus, # bits per entry = 1 + 20 + 11 = 32 bits Total size of the TLB = 64×32 bits = **2048 bits** (c)

Way 63	Way 62	Way 61	Way 60	Way 1	Way 0
V Tag Data	V Tag Data	V Tag Data	V Tag Data		V Tag Data
				•••	

1 bit 20 bits 11 bits

(d) 1×2048 bit SRAM

Exercise 8.23

(a) 1 valid bit + 19 data bits (PPN) + 38 tag bits (VPN) x 128 entries = 58 * 128 bits = 7424 bits (b)



(c) 128 x 58-bit SRAM

Exercise 8.24

(a)




FIGURE 8.3 Multicycle MIPS processor with TLB

(b) Each instruction and data access now takes at least one additional clock cycle. On each access, the virtual address (*VAdr* in Figure 8.3) needs to be translated to a physical address (*PAdr*). Upon a TLB miss, the page table in main memory must be accessed.

Exercise 8.25

(a) Each entry in the page table has 2 status bits (V and D), and a physical page number (22-16 = 6 bits). The page table has $2^{25-16} = 2^9$ entries.

Thus, the total page table size is $2^9 \times 8$ bits = **4096 bits** (b)

This would increase the virtual page number to 25 - 14 = 11 bits, and the physical page number to 22 - 14 = 8 bits. This would increase the page table size to:

$$2^{11} \times 10 \text{ bits} = 20480 \text{ bits}$$

This increases the page table by 5 times, wasted valuable hardware to store the extra page table bits.

(c)

Yes, this is possible. In order for concurrent access to take place, the number of set + block offset + byte offset bits must be less than the page offset bits.

(d) It is impossible to perform the tag comparison in the on-chip cache concurrently with the page table access because the upper (most significant) bits of the physical address are unknown until after the page table lookup (address translation) completes.

Exercise 8.26

An application that accesses large amounts of data might be written to localize data accesses to a small number of virtual pages. Particularly, data accesses can be localized to the number of pages that fit in physical memory. If the virtual memory has a TLB that has fewer entries than the number of physical pages, accesses could be localized to the number of entries in the TLB, to avoid the need of accessing the page table to perform address translation.

Exercise 8.27


- (a) 2^{32} bytes = 4 gigabytes
- (b) The amount of the hard disk devoted to virtual memory determines how many applications can run and how much virtual memory can be devoted to each application.
- (c) The amount of physical memory affects how many physical pages can be accessed at once. With a small main memory, if many applications run at once or a single application accesses addresses from many different pages, thrashing can occur. This can make the applications dreadfully slow.

Exercise 8.28

```
(a)
# MIPS code for Exercise 8.28
# The LEDs are mapped to the 5 least significant bits at
# memory address 0xFFFFFF14

addi $t1, $0, 0x15  # the random pattern to display to the LEDs
Loop0: lw $t0, 0xFF10($0)  # $t0 = button value
beq $t0, $0, Loop0  # if button is not pressed, keep checking
sw $t1, 0xFF14($0)  # if $t0 == 1, display pattern on LEDs
```

(b)



(c) Address Decoder for Exercise 8.28

SystemVerilog

endmodule

```
module addrdec(input logic [31:0] addr,
               input logic
                                   memwrite,
               output logic
                                   WELEDs, Mwrite,
               output logic
                                  rdselect);
                = 16'hFF10;
                                // push button
 parameter B
 parameter LEDs = 16'hFF14;
                                // LEDs
 logic [15:0] addressbits;
 assign addressbits = addr[15:0];
 always_comb
   if (addr[31:16] == 16'hFFFF) begin
     // writedata control
     if (memwrite)
       if (addressbits == LEDs)
         {WELEDs, Mwrite, rdselect} = 3'b100;
         {WELEDs, Mwrite, rdselect} = 3'b010;
      // readdata control
     else
       if ( addressbits == B )
         {WELEDs, Mwrite, rdselect} = 3'b001;
          {WELEDs, Mwrite, rdselect} = 3'b000;
   end
      {WELEDs, Mwrite, rdselect} =
       {1'b0, memwrite, 1'b0};
```

VHDL


```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity addrdec is -- address decoder
                               in STD_LOGIC_VECTOR(31 downto 0);
 port(addr:
                                 in STD_LOGIC;
       WELEDs, Mwrite, rdselect: out STD_LOGIC);
architecture struct of addrdec is
  process(all) begin
    if (addr(31 downto 16) = X"FFFF") then
        - writedata control
       if (memwrite = '1') then
        if (addr(15 downto 0) = X"FF14") then
          WELEDs <= '1'; Mwrite <= '0'; rdselect <= '0';
        else
          WELEDs <= '0'; Mwrite <= '1'; rdselect <= '0';
       -- readdata control
        if (addr(15 downto 0) = X"FF10" ) then -- pushbutton
           WELEDs <= '0'; Mwrite <= '0'; rdselect <= '1';
          WELEDs <= '0'; Mwrite <= '0'; rdselect <= '0';
         end if;
       end if;
     -- not a memory-mapped address
     else
      WELEDs <= '0'; Mwrite <= memwrite; rdselect <= '0';
     end if;
  end process;
end;
```

Exercise 8.29

```
(a)
# MIPS code for Traffic Light FSM
       addi $t0, $0, 0xC
                           # $t0 = green / red
       addi $t1, $0, 0x14
                             # $t1 = yellow / red
       addi $t2, $0, 0x21
                             # $t2 = red / green
                             # $t3 = red / yellow
       addi $t3, $0, 0x22
Start: sw
            $t2, 0xF004($0)
                            # lights = red / green
      ٦w
            $t4, 0xF000($0)
                            # $t4 = sensor values
                             \# $t4 = T_A
       andi $t4, $t4, 0x2
      bne $t4, $0, S0
                             \# if T_A == 1, loop back to S0
S1:
           $t3, 0xF004($0) # lights = red / yellow
      SW
       sw
            $t0, 0xF004($0)
                            # lights = green / red
            $t4, 0xF000($0)
S2:
      lw
                            # $t4 = sensor values
       andi $t4, $t4, 0x1
                             \# $t4 = T_B
       bne $t4, $0, S2
                             \# if T_B == 1, loop back to S2
```

```
S3: sw $t1, 0xF004($0) # lights = yellow / red j Start
```

(b)



(c) Address Decoder for Exercise 8.29

SystemVerilog

```
module addrdec(input logic [31:0] addr,
               input logic
                                   memwrite,
              output logic
                                  WELights, Mwrite,
              output logic
                                  rdselect);
 parameter T
                   = 16'hF000; // traffic sensors
 parameter Lights = 16'hF004; // traffic lights
 logic [15:0] addressbits;
 assign addressbits = addr[15:0];
 always_comb
   if (addr[31:16] == 16'hFFFF) begin
     // writedata control
     if (memwrite)
       if (addressbits == Lights)
         {WELights, Mwrite, rdselect} = 3'b100;
         {WELights, Mwrite, rdselect} = 3'b010;
      // readdata control
     else
 if ( addressbits == T )
         {WELights, Mwrite, rdselect} = 3'b001;
          {WELights, Mwrite, rdselect} = 3'b000;
   end
   else
      {WELights, Mwrite, rdselect} =
 {1'b0, memwrite, 1'b0};
endmodule
```

VHDL

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity addrdec is -- address decoder
                                  in STD_LOGIC_VECTOR(31 downto 0);
 port(addr:
                                  in STD_LOGIC;
       WELights, Mwrite, rdselect: out STD_LOGIC);
architecture struct of addrdec is
  process(all) begin
   if (addr(31 downto 16) = X"FFFF") then
       - writedata control
      if (memwrite = '1') then
       if (addr(15 downto 0) = X"F004") then
                                                -- traffic lights
         WELights <= '1'; Mwrite <= '0'; rdselect <= '0';
         WELights <= '0'; Mwrite <= '1'; rdselect <= '0';
       end if;
      -- readdata control
       if ( addr(15 downto 0) = X"F000" ) then -- traffic sensors
         WELights <= '0'; Mwrite <= '0'; rdselect <= '1';
       else
        WELights <= '0'; Mwrite <= '0'; rdselect <= '0';
      end if;
    -- not a memory-mapped address
     WELights <= '0'; Mwrite <= memwrite; rdselect <= '0';
   end if:
  end process;
```

Exercise 8.30

```
(a)
# MIPS code for Snail FSM (Figure 3.30a)
      addi $t1, $0, 1
                            # $t1 = 1
                            # $t2 = 2
      addi $t2, $0, 2
S0:
      sw $0, 0xF040($0) # Y = 0
      lw $t0, 0xF040($0) # $t0 = read input A
      andi $t0, $t0, 1
                            # $t0 = A
      beq $t0, $t1, S0
                            # if A == 1, loop back to S0
S1:
           $0, 0xF040($0) # Y = 0
      SW
           $t0, 0xF040($0) # $t0 = read input A
      lw
      andi $t0, $t0, 1
                            # $t0 = A
      beq $t0, $0, S1
                            # if A == 0, loop back to S1
          $t2, 0xF040($0) # Y = 1
      1w $t0, 0xF040($0) # $t0 = read input A
      andi $t0, $t0, 1
                            \# $t0 = A
      beg $t0, $0, S1
                            \# if A == 0, go to S1
      j
           S0
                            # else, go to S0
```

Address Decoder

| CLK | MemWrite | Address | Memory | Me

(c)Address Decoder for Exercise 8.30

SystemVerilog

```
module addrdec(input logic [31:0] addr,
              input logic memwrite,
              output logic
                                  WEY, Mwrite,
              output logic wer, mwrite, output logic rdselect);
 always_comb
   // memory-mapped address
   if (addr == 32'hFFFFF040) begin
     if (memwrite) // writing Y
       {WEY, Mwrite, rdselect} = 3'b100;
     else // reading A
       {WEY, Mwrite, rdselect} = 3'b001;
   // not a memory-mapped address
   else
      {WELights, Mwrite, rdselect} =
         {1'b0, memwrite, 1'b0};
endmodule
```

VHDL

```
library IEEE; use IEEE.STD LOGIC 1164.all;
entity addrdec is -- address decoder
      (addr: in STD_LOGIC_VECTOR(31 downto 0); memwrite: in STD_LOGIC_VECTOR(31 downto 0);
 port(addr:
                                   in STD_LOGIC;
       WEY, Mwrite, rdselect: out STD_LOGIC);
architecture struct of addrdec is
 process(all) begin

    memory-mapped address

    if (addr = X"FFFFF040") then
      if (memwrite = '1') then
        WEY <= '1'; Mwrite <= '0'; rdselect <= '0';
      else
        WEY <= '0'; Mwrite <= '0'; rdselect <= '1';
    -- not a memory-mapped address
      WELights <= '0'; Mwrite <= memwrite; rdselect <= '0';
    end if;
  end process;
end;
```

Question 8.1

Caches are categorized based on the number of blocks (B) in a set. In a direct mapped cache, each set contains exactly one block, so the cache has S = B sets. Thus a particular main memory address maps to a unique block in the cache. In an N-way set associative cache, each set contains N blocks. The address still maps to a unique set, with S = B / N sets. But the data from that address can go in any of the N blocks in the set. A fully associative cache has only S = 1 set. Data can go in any of the B blocks in the set. Hence, a fully associative cache is another name for a B-way set associative cache.

A **direct mapped cache** performs better than the other two when the data access pattern is to sequential cache blocks in memory with a repeat length one greater than the number of blocks in the cache.

An N-way set-associative cache performs better than the other two when N sequential block accesses map to the same set in the set-associative and direct-mapped caches. The last set has N+1 blocks that map to it. This access pattern then repeats.

In the direct-mapped cache, the accesses to the same set conflict, causing a 100% miss rate. But in the set-associative cache all accesses (except the last one) don't conflict. Because the number of block accesses in the repeated pattern is one more than the number of blocks in the cache, the fully associative cache also has a 100% miss rate.

A **fully associative cache** performs better than the other two when the direct-mapped and set-associative accesses conflict and the fully associative accesses don't. Thus, the repeated pattern must access at most *B* blocks that map to conflicting sets in the direct and set-associative caches.

Question 8.2

Virtual memory systems use a hard disk to provide an illusion of more capacity than actually exists in the main (physical) memory. The main memory can be viewed as a cache for the most commonly used pages from the hard disk. Pages in virtual memory may or may not be resident in physical memory. The processor detects which pages are in virtual memory by reading the page table, that tells where a page is resident in physical memory or that it is resident on the hard disk only. The page table is usually so large that it is resident in physical memory. Thus, each data access requires potentially two main memory accesses instead of one. A translation lookaside buffer (TLB) holds a subset of the most recently accessed TLB entries to speedup the translation from virtual to physical addresses.

Question 8.3

The advantages of using a virtual memory system are the illusion of a larger memory without the expense of expanding the physical memory, easy relocation of programs and data, and protection between concurrently running processes.

The disadvantages are a more complex memory system and the sacrifice of some physical and possibly virtual memory to store the page table.

Question 8.4

If the virtual page size is large, a single cache miss could have a large miss penalty. However, if the application has a large amount of spatial locality, that David Money Harris and Sarah L. Harris, Digital Design and Computer Architecture, Second Edition © 2012 by Elsevier Inc. Exercise Solutions

320 SOLUTIONS chapter 8

page will likely be accessed again, thus amortizing the penalty over many accesses. On the other hand, if the virtual page size is small, cache accesses might require frequent accesses to the hard disk.

Question 8.5

No, addresses used for memory-mapped I/O may not be cached. Otherwise, repeated reads to the I/O device would read the old (cached) value. Likewise, repeated writes would write to the cache instead of the I/O device.