
## طراحی و پیادهسازی SPI controller



Read\_RAM\_in\_SPI:ورودی ۸ بیتی که از RAMخوانده میشود.

Out\_SPI\_Write\_RAM:خروجی  $\lambda$  بیتی که به Out\_SPI\_write\_RAM

Clk:کلاک مرجع

Clock\_in: کلاک ورودی از سمت میکروکنترلر

XSS: پایه فعال کننده SPI

End\_Shift\_SPI: خروجی یک بیتی بعد از انجام ۸ بار شیفت

MOSI:ورودی شیفت رجیستر از سمت میکرو

MISO:خروجی شیفت رجیستر به سمت میکرو


```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity SPI is
                     : in STD_LOGIC:='0'; --main clock
: in STD_LOGIC:='1';
   Port ( CLk
            XSS
                      : in STD_LOGIC:='0';
            MOSI
            clock_in : in STD_LOGIC:='0'; --SPI master clock
            MISO
                      : out STD_LOGIC:='0';
            End_Shift_SPI : out STD_OGIC:='0';
Read_Ram_in_Spi : in STD_LOGIC_VECTOR (7 downto 0):= ( others => '0');
Out_Spi_Write_Ram : out STD_LOGIC_VECTOR (7 downto 0):= ( others => '0') );
end SPI;
architecture Behavioral of SPI is
signal ShiftCounter : integer range 0 to 8 := 0;
signal ShiftRegister : std_logic_vector( 7 downto 0) := ( others => '0');
signal StartSpi : std_logic := '0';
signal SPIclock : std_logic := '0';
signal SPI_clock : std_logic_vector(1 downto 0) :=(others => '0');
begin
clock_in_SPI:process(CLK)
   begin
   if rising_edge (CLK) then
      SPI_clock(0) <= clock_in;
      SPI_clock (1) <= SPI_clock(0);
      SPIclock <= SPI_clock(0) and (SPI_clock(0) xor SPI_clock(1));
      end if;
  end process;
  StartSpi<=not(XSS);
SPI_control : process( CLK)
  begin
  if rising_edge (CLK) then
         if ( StartSpi = '1' ) then
            if ( SPIclock = '1' ) then
                MISO<=ShiftRegister(7);
                ShiftRegister <= ShiftRegister(6 downto 0) & MOSI;
                ShiftCounter <= ShiftCounter + 1;
                if( ShiftCounter = 7 ) then
                   End_Shift_SPI<= '1';
                   Out_Spi_Write_Ram<=ShiftRegister(6 downto 0) & MOSI;
                end if;
                else if ( ShiftCounter = 8 ) then
                   ShiftRegister<=Read_Ram_in_Spi;
                   End_Shift_SPI<= '0';
                  ShiftCounter <= 0;
               end if:
            end if:
          end if:
  end if:
end process;
end Behavioral;
```


```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.all;
ENTITY tb_SPI_Controller IS
END tb SPI Controller;
ARCHITECTURE behavior OF tb_SPI_Controller IS
    COMPONENT SPI
    PORT (
         CLk: IN std_logic;
XSS: IN std_logic;
MOSI: IN std_logic;
         clock_in : IN std_logic;
MISO : OUT std_logic;
         End Shift SPI : OUT std_logic;
Read_Ram_in_Spi : IN std_logic_vector(7 downto 0);
         Out_Spi_Write_Ram : OUT std_logic_vector(7 downto 0)
    END COMPONENT;
   signal CLk : std_logic := '0';
   signal XSS : std_logic := '1';
   signal MOSI : std_logic := '0';
   signal clock_in : std_logic := '0';
   signal Read_Ram_in_Spi : std_logic_vector(7 downto 0) := (others => '0');
   signal MISO : std logic;
   signal End Shift SPI : std logic;
   signal Out_Spi_Write_Ram : std_logic_vector(7 downto 0);
   signal temp : std logic vector(7 downto 0) :=(others => '0') ;
   -- Clock period definitions
   constant CLk_period : time := 10 ns;
   constant CLk_period_in : time := 100 ns;
BEGIN
    uut: SPI PORT MAP (
          CLk => CLk,
           XSS => XSS,
           MOSI => MOSI,
           clock_in => clock_in,
           MISO => MISO,
           End Shift SPI => End Shift SPI,
           Read_Ram_in_Spi => Read_Ram_in_Spi,
           Out_Spi_Write_Ram => Out_Spi_Write_Ram
      ADD_process :process (End_Shift_SPI)
      if( End_Shift_SPI = '1')then
      Read Ram in Spi <= Out Spi Write Ram+1;
      end if;
      end process;
   CLk_process :process
   begin
      CLk <= '0';
      wait for CLk_period/2;
      CLk <= '1':
      wait for CLk period/2;
   end process;
   CLk_in_process :process
          clock in <= '0';
          wait for CLk_period_in/2;
          clock in <= '1';
          wait for CLk_period_in/2;
```











```
1 library IEEE;
  2 use IEEE.STD_LOGIC_1164.ALL;
  3
  4
      entity top is
                           : in STD_LOGIC:='0'; --main clock
  5
       Port ( CLk
                      XSS : in STD_LOGIC:='0'; --main clock

MOSI : in STD_LOGIC:='0';

clock in : in STD_LOGIC:='0'; --SPI master clock
  6
  8
  9
                      MISO
                                     : out STD_LOGIC:='0');
                        nd_Shift_SPI : out STD_LOGIC:='0';
Read_Ram_in_Spi : in STD_LOGIC_VECTOR (7 downto 0):= ( others => '0');
 10
                       End_Shift_SPI
 11
                         Out_Spi Write Ram : out STD LOGIC VECTOR (7 downto 0):= ( others => '0') );
 12
 13
 14
 15
      end top;
 16
 17
      architecture Behavioral of top is
 18
 19
 20
      component SPI
                      CLk : in STD_LOGIC:='0'; --main clock

XSS : in STD_LOGIC:='1';

MOSI : in STD_LOGIC:='0';

clock in : in STD_LOGIC:='0'; --SPI master clock
 21
            Port ( CLk
 22
 23
 24
 25
                      MISO
                                     : out STD_LOGIC:='0';
                      End_Shift_SPI : out STD_LOGIC:='0';
Read_Ram_in_Spi : in STD_LOGIC_VECTOR (7 downto 0):= ( others => '0');
Out_Spi_Write_Ram : out STD_LOGIC_VECTOR (7 downto 0):= ( others => '0') );
 26
 27
 28
 29
      end component;
 30
      component adder
 31
            Port ( A : in STD_LOGIC_VECTOR (7 downto 0):=(others=>'0');
    En : in STD_LOGIC;
    Clk : in STD_LOGIC;
 32
 33
 34
```

```
31 component adder
          Port ( A : in STD_LOGIC_VECTOR (7 downto 0):=(others=>'0');
    En : in STD_LOGIC;
    Clk : in STD_LOGIC;
 32
  33
  34
                     B : out STD_LOGIC_VECTOR (7 downto 0):=(others=>'0')
  37
  38 end component;
  39
  signal Out_Spi_Write Ram_temp : STD_LOGIC_VECTOR (7 downto 0):= ( others => '0');
41 signal End_Shift_SPI_temp : STD_LOGIC:='0';
42 signal Read_Ram_in_Spi_temp : STD_LOGIC_VECTOR (7 downto 0):= ( others => '0');
  43
44
      begin
  45
  47
      c0: SPI port map ( clk, XSS, MOSI, clock_in, MISO, End_Shift_SPI_temp, Read_Ram_in_Spi_temp, Out_Spi_Write_Ram_temp);
  48
  49
  50 c1: adder port map (Out_Spi_Write_Ram_temp, End_Shift_SPI_temp,clk,Read_Ram_in_Spi_temp);
  52
  53
  54
  55 end Behavioral;
  57
```

## تست عملكرد SPI controller و ارتباط FPGA با ميكرو

```
entity adder is
    Port ( A : in STD_LOGIC_VECTOR (7 downto 0):=(others=>'0');
           En : in STD LOGIC;
           Clk : in STD LOGIC;
           B : out STD_LOGIC_VECTOR (7 downto 0):=(others=>'0')
end adder:
architecture Behavioral of adder is
signal tmp: std logic vector(7 downto 0);
 begin
 process (clk)
 begin
 if (clk='1' and clk'event) then
 if (En ='1') then
 tmp <= A + 1;
end if;
end if;
end process;
B<=tmp;
```

⊿ 🥭 td	uint8_t [10]	0x20003fe4
(x)= td[0]	uint8_t	12 '\f'
(x)= td[1]	uint8_t	24 '\030'
(x)= td[2]	uint8_t	35 '#'
(x)= td[3]	uint8_t	46 '.'
(x)= td[4]	uint8_t	57 '9'
(x)= td[5]	uint8_t	68 'D'
(x)= td[6]	uint8_t	79 'O'
(x)= td[7]	uint8_t	81 'Q'
(x)= td[8]	uint8_t	92 '\\'
(x)= td[9]	uint8_t	102 'f'
⊿ 🏉 rd	uint8_t [10]	0x20003fd8
(x)= rd[0]	uint8_t	103 'g'
(x)= rd[1]	uint8_t	13 '\r'
(x)= rd[2]	uint8_t	25 '\031'
(x)= rd[3]	uint8_t	36 '\$'
(x)= rd[4]	uint8_t	47 '/'
(x)= rd[5]	uint8_t	58 ':'
(x)= rd[6]	uint8_t	69 'E'
(x)= rd[7]	uint8_t	80 'P'
(x)= rd[8]	uint8_t	82 'R'
(x)= rd[9]	uint8_t	93 ']'

```
architecture Behavioral of adder is
signal tmp: std_logic_vector(7 downto 0);
begin
process (clk)
begin
if (clk='1' and clk'event) then
if (En ='1') then
if (A < 30 ) then
tmp <= A + 30;
else if (A < 60) then
tmp <= A + 60;
else if (A <90 ) then
tmp <= A + 90;
else if (A > 90) then
tmp <= A - 90;
end if;
end if;
```

⊿ 🏉 td	uint8_t [10]	0x20003fe4	
(x)= td[0]	uint8_t	12 '\f'	
(x)= td[1]	uint8_t	24 '\030'	
(x)= td[2]	uint8_t	35 '#'	
(x)= td[3]	uint8_t	46 '.'	
(x)= td[4]	uint8_t	57 '9'	
(x)= td[5]	uint8_t	68 'D'	
(x)= td[6]	uint8_t	79 'O'	
(x)= td[7]	uint8_t	81 'Q'	
(x)= td[8]	uint8_t	92 '\\'	
(x)= td[9]	uint8_t	102 'f'	
⊿ 📒 rd	uint8_t [10]	0x20003fd8	
(x)= rd[0]	uint8_t	12 '\f'	
(x)= rd[1]	uint8_t	42 '*'	
(x)= rd[2]	uint8_t	54 '6'	
(x)= rd[3]	uint8_t	95 '_'	
(x)= rd[4]	uint8_t	106 'j'	
(x)= rd[5]	uint8_t	117 'u'	
(x)= rd[6]	uint8_t	158 '\236'	
(x)= rd[7]	uint8_t	169 '©'	
(x)= rd[8]	uint8_t	171 '«'	
(x)= rd[9]	uint8_t	2 '\002'	