

RPLA Architecture
Optimization (ESOP)
Technology Mapping
Physical Realization
Template Based Routing
α
β
π
∇
λ
- 80% GARBAGE
Dynamic Product Ordering
abcde
abcd
abce
abde
abce
abd
abe
ab
- 62% ANCILLA
Nano-architectonics framework
Low Power
Less Area
High Speed
HPWL
Quantum / Post-CMOS
CNTFET
Trapped-ions
Memrister
- 60% AREA
- 50% SPEED
- 50% POWER