
PLA realization comparison across MCNC benchmarks (line traces)
Estimated switching power (NR includes input-restore term)
Switching power (mW)
(uniform activity; see Sec.~5 model)
10^3
10^2
10^1
Non-reversible PLA
Reversible PLA (PTL)
Reversible post-CMOS
Reversible quantum PLA
Estimated critical-path delay
Critical path (ns)
(heuristic depth)
0.8
0.6
0.4
0.2
5xp1
xor5
rd53
misex1
alu3
bw
sao2
cordic
pdc
apex3
MCNC benchmark