Mumtahid Akash
Professor Zheng Peng
CSC34300
17/04/2022
Task1:

## Introduction:

The lab deals with the implementation and understanding of Instruction decoder and ALU Control unit. These are the sub module or sub functions of Mips 32. Basic task was to understand the concept of decoder and alu control unit. Below is the vhdl code of Instruction decoder and ALU control unit:

## 

O\_DEC\_JUMP: out STD\_LOGIC;

```
O_DEC_BEQ: out STD_LOGIC;
O_DEC_BNE : out STD_LOGIC;
O_DEC_MEMREAD : out STD_LOGIC;
O_DEC_MEMTOREG: out STD_LOGIC;
O_DEC_ALUOP : out STD_LOGIC_VECTOR(1 downto 0);
O_DEC_MEMWRITE: out STD_LOGIC;
O_DEC_ALUSRC: out STD_LOGIC;
O_DEC_REGWRITE: out STD_LOGIC
);
end DEC;
architecture Behavioral of DEC is
begin
      O_DEC_REGDST <=
                             '1' when (I_DEC_OPCODE="000000" and I_DEC_EN='1') else
                                                        '0' when (I_DEC_OPCODE="001000" and I_DEC_EN='1') else
                                                        '0' when (I_DEC_OPCODE="000100" and I_DEC_EN='1') else
                                                        '0' when (I_DEC_OPCODE="000101" and I_DEC_EN='1') else
                                                        '0' when (I_DEC_OPCODE="000010" and I_DEC_EN='1') else
                                                        '0' when (I_DEC_OPCODE="100011" and I_DEC_EN='1') else
                                                        '0' when (I_DEC_OPCODE="101011" and I_DEC_EN='1') else '0';
```

```
O_DEC_JUMP <=
                                    '0' when (I_DEC_OPCODE="000000" and I_DEC_EN='1') else
                                                  '0' when (I DEC OPCODE="001000" and I DEC EN='1') else
                                                  '0' when (I_DEC_OPCODE="000100" and I_DEC_EN='1') else
                                                  '0' when (I DEC OPCODE="000101" and I DEC EN='1') else
                                                  '1' when (I_DEC_OPCODE="000010" and I_DEC_EN='1') else
                                                  '0' when (I DEC OPCODE="100011" and I DEC EN='1') else
                                                  '0' when (I_DEC_OPCODE="101011" and I_DEC_EN='1') else '0';
O DEC BEQ <=
                       '0' when (I DEC OPCODE="000000" and I DEC EN='1') else
                                                  '1' when (I_DEC_OPCODE="001000" and I_DEC_EN='1') else
                                                  '0' when (I DEC OPCODE="000100" and I DEC EN='1') else
                                                  '1' when (I_DEC_OPCODE="000101" and I_DEC_EN='1') else
                                                  '0' when (I DEC OPCODE="000010" and I DEC EN='1') else
                                                  '0' when (I_DEC_OPCODE="100011" and I_DEC_EN='1') else
                                                  '0' when (I_DEC_OPCODE="101011" and I_DEC_EN='1') else '0';
O_DEC_BNE <=
                       '0' when (I_DEC_OPCODE="000000" and I_DEC_EN='1') else
                                                  '0' when (I DEC OPCODE="001000" and I DEC EN='1') else
                                                  '1' when (I_DEC_OPCODE="000100" and I_DEC_EN='1') else
                                                  '1' when (I DEC OPCODE="000101" and I DEC EN='1') else
                                                  '0' when (I_DEC_OPCODE="000010" and I_DEC_EN='1') else
                                                  '0' when (I DEC OPCODE="100011" and I DEC EN='1') else
```

```
O_DEC_MEMREAD <=
                            '0' when (I_DEC_OPCODE="000000" and I_DEC_EN='1') else
                                                  '0' when (I DEC OPCODE="001000" and I DEC EN='1') else
                                                  '0' when (I_DEC_OPCODE="000100" and I_DEC_EN='1') else
                                                  '0' when (I_DEC_OPCODE="000101" and I_DEC_EN='1') else
                                                  '0' when (I_DEC_OPCODE="000010" and I_DEC_EN='1') else
                                                  '1' when (I_DEC_OPCODE="100011" and I_DEC_EN='1') else
                                                  '0' when (I DEC OPCODE="101011" and I DEC EN='1') else '0';
O DEC MEMTOREG <= '0' when (I DEC OPCODE="000000" and I DEC EN='1') else
                                                  '0' when (I_DEC_OPCODE="001000" and I_DEC_EN='1') else
                                                  '0' when (I DEC OPCODE="000100" and I DEC EN='1') else
                                                  '0' when (I_DEC_OPCODE="000101" and I_DEC_EN='1') else
                                                  '0' when (I_DEC_OPCODE="000010" and I_DEC_EN='1') else
                                                  '1' when (I DEC OPCODE="100011" and I DEC EN='1') else
                                                  '0' when (I_DEC_OPCODE="101011" and I_DEC_EN='1') else '0';
O_DEC_MEMWRITE <= '0' when (I_DEC_OPCODE="000000" and I_DEC_EN='1') else
                                                  '0' when (I_DEC_OPCODE="001000" and I_DEC_EN='1') else
                                                  '0' when (I_DEC_OPCODE="000100" and I_DEC_EN='1') else
                                                  '0' when (I DEC OPCODE="000101" and I DEC EN='1') else
```

'0' when (I\_DEC\_OPCODE="101011" and I\_DEC\_EN='1') else '0';

```
'0' when (I_DEC_OPCODE="000010" and I_DEC_EN='1') else
                                                  '0' when (I DEC OPCODE="100011" and I DEC EN='1') else
                                                  '1' when (I_DEC_OPCODE="101011" and I_DEC_EN='1') else '0';
                            '0' when (I_DEC_OPCODE="000000" and I_DEC_EN='1') else
O_DEC_ALUSRC <=
                                                  '1' when (I_DEC_OPCODE="001000" and I_DEC_EN='1') else
                                                  '0' when (I_DEC_OPCODE="000100" and I_DEC_EN='1') else
                                                  '0' when (I_DEC_OPCODE="000101" and I_DEC_EN='1') else
                                                  '0' when (I_DEC_OPCODE="000010" and I_DEC_EN='1') else
                                                  '1' when (I_DEC_OPCODE="100011" and I_DEC_EN='1') else
                                                  '1' when (I DEC OPCODE="101011" and I DEC EN='1') else '0';
O DEC REGWRITE <= '1' when (I DEC OPCODE="000000" and I DEC EN='1') else
                                                  '1' when (I_DEC_OPCODE="001000" and I_DEC_EN='1') else
                                                  '0' when (I_DEC_OPCODE="000100" and I_DEC_EN='1') else
                                                  '0' when (I DEC OPCODE="000101" and I DEC EN='1') else
                                                  '0' when (I_DEC_OPCODE="000010" and I_DEC_EN='1') else
                                                  '1' when (I DEC OPCODE="100011" and I DEC EN='1') else
                                                  '0' when (I_DEC_OPCODE="101011" and I_DEC_EN='1') else '0';
                      "10" when (I_DEC_OPCODE="000000" and I_DEC_EN='1')else
O_DEC_ALUOP <=
                                                  "00" when (I DEC OPCODE="001000" and I DEC EN='1')else
```

```
"11" when (I DEC OPCODE="000101" and I DEC EN='1')else
                                                         "00" when (I_DEC_OPCODE="000010" and I_DEC_EN='1')else
                                                         "00" when (I DEC OPCODE="100011" and I DEC EN='1') else
                                                         "00" when (I_DEC_OPCODE="101011" and I_DEC_EN='1') else "00";
end Behavioral;
VHDL CODE of ALU CONTROL UNIT (ACU):
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity ACU is
Port ( I_ACU_ALUOp : in STD_LOGIC_VECTOR (1 downto 0);
   I_ACU_Funct : in STD_LOGIC_VECTOR (5 downto 0);
     O_ACUCTL: out STD_LOGIC_VECTOR (3 downto 0));
```

"01" when (I\_DEC\_OPCODE="000100" and I\_DEC\_EN='1')else

```
end ACU;
architecture Behavioral of ACU is
begin
      process(I_ACU_ALUOp,I_ACU_Funct)
       begin
              case I_ACU_ALUOp is
                            when "00" => O_ACUCTL <="0010";
                            when "01" => O_ACUCTL
                                                        <="0110";
                            when others =>
                            case I_ACU_Funct is
                                                        when "100000" => O_ACUCTL <=
                                                                "0010";
                                                        when "100010" => O_ACUCTL<=
                                                                "0110";
                                                        when "100100" => O_ACUCTL <=
                                                                "0000";
                                                        when "100101" => O_ACUCTL <=
                                                                "0001";
```

```
when "101010" => O_ACUCTL<=
                                                               "0111";
                                                        when others => O_ACUCTL <=
                                                               "----";
                                                 end case;
              end case;
       end process;
end Behavioral;
Test Bench:
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY TEST_MODULE IS
PORT (
    O_REGDST: OUT std_logic;
    O_JUMP: OUT std_logic;
    O_BEQ: OUT std_logic;
    O_BNE:OUT std_logic;
    O_MEMREAD : OUT std_logic;
    O_MEMTOREG: OUT std_logic;
    O_MEMWRITE: OUT std_logic;
    O_ALUSRC: OUT std_logic;
    O_REGWRITE: OUT std_logic;
```

```
O_ALUCTL: OUT std_logic_vector(3 downto 0)
);
END TEST MODULE;
ARCHITECTURE behavior OF TEST_MODULE IS
 -- Component Declaration for the Unit Under Test (UUT)
  COMPONENT DEC
  PORT(
    I_DEC_EN:IN std_logic;
    I_DEC_OPCODE : IN std_logic_vector(5 downto 0);
    O DEC REGDST: OUT std logic;
    O DEC JUMP: OUT std logic;
    O DEC BEQ: OUT std logic;
    O_DEC_BNE: OUT std_logic;
    O_DEC_MEMREAD: OUT std_logic;
    O_DEC_MEMTOREG: OUT std_logic;
    O_DEC_ALUOP: OUT std_logic_vector(1 downto 0);
    O_DEC_MEMWRITE: OUT std_logic;
    O_DEC_ALUSRC: OUT std_logic;
    O DEC REGWRITE: OUT std logic
 END COMPONENT;
  COMPONENT ACU
PORT(
                    I_ACU_ALUOp : in STD_LOGIC_VECTOR (1 downto 0);
    I_ACU_Funct : in STD_LOGIC_VECTOR (5 downto 0);
    O_ACUCTL: out STD_LOGIC_VECTOR (3 downto 0)
 END COMPONENT;
```

```
--Inputs
 signal I DEC EN: std logic:='0';
       signal I EN: std logic:= '0';
      signal I_INSTR: std_logic_vector(31 downto 0):=(others=>'0');
      --Outputs
 signal O_DEC_ALUOP : std_logic_vector(1 downto 0);
 -- No clocks detected in port list. Replace <clock> below with
 -- appropriate port name
BEGIN
      -- Instantiate the Unit Under Test (UUT)
 uut_DEC: DEC PORT MAP (
    I_DEC_EN => I_EN,
    I_DEC_OPCODE => I_INSTR(31 downto 26),
    O_DEC_REGDST => O_REGDST,
    O_DEC_JUMP => O_JUMP,
    O_DEC_BEQ => O_BEQ,
    O DEC BNE => O BNE,
    O DEC MEMREAD => O MEMREAD,
    O DEC MEMTOREG => O MEMTOREG,
    O_DEC_ALUOP => O_DEC_ALUOP,
    O_DEC_MEMWRITE => O_MEMWRITE,
    O_DEC_ALUSRC => O_ALUSRC,
    O_DEC_REGWRITE => O_REGWRITE
 uut_ACU: ACU PORT MAP (
```

```
I_ACU_ALUOp => O_DEC_ALUOP,
   I_ACU_Funct => I_INSTR(5 downto 0),
   O_ACUCTL => O_ALUCTL
-- Stimulus process
stim_proc: process
begin
 -- hold reset state for 100 ns.
             I_INSTR<=X"00123A00";
 wait for 100 ns;
             I EN<='1';
 wait for 100 ns;
             I_INSTR<=X"00123A00";
 wait for 100 ns;
             I_INSTR<=X"20123A00";
 wait for 100 ns;
             I_INSTR<=X"10123A00";
 wait for 100 ns;
             I_INSTR<=X"14123A00";
 wait for 100 ns;
             I INSTR<=X"08123A00";
 wait for 100 ns;
             I_INSTR<=X"8C123A00";</pre>
 wait for 100 ns;
             I_INSTR<=X"AC123A00";
 wait for 100 ns;
             I_INSTR<=X"20123A00";
 wait for 100 ns;
             I_INSTR<=X"00123A20";
```

```
wait for 100 ns;
             I_INSTR<=X"20123A22";
 wait for 100 ns;
             I_INSTR<=X"10123A24";
 wait for 100 ns;
             I_INSTR<=X"14123A25";
 wait for 100 ns;
             I_INSTR<=X"08123A2A";
 wait for 100 ns;
             I_INSTR<=X"8C123A20";
 wait for 100 ns;
             I_INSTR<=X"AC123A22";
 wait for 100 ns;
             I_INSTR<=X"20123A2A";
 -- insert stimulus here
 wait;
end process;
```

END;

## **Simulation Waveform:**

ects	<b>●</b>						0.000301000 ms						
Objects	e e	Name	Value	0.0000 ms	0.0001 ms	0.0002 ms	0.0003 ms	0.0004 ms	0.0005 ms	0.0006 ms	0.0007 ms	0.0008 ms	0.0009 ms
	<i>&gt;</i>	🖟 o_regdst	0										
SSE	_	la ojump	0										
roce	<b>(E)</b>	∟ o_beq	1										
and F	<b>(3)</b>	la o_bne	0										
Ses :	14	La o_memread	0										
옵 Instances and Processes	<b>⊉</b> r	o_memtoreg	0										
ᆵ	+	l o_memwrite l o_alusrc	0										
		la o_regwrite	1										
Memory	->,	▶ <b>™</b> o_aluctl[3:0]	0010	0010	, <u>-</u>		0010	0110	·			0010	
Σ	1124	i_dec_en	0	0010				<u> </u>	<u>`</u>	1		0010	
	20	la i_en	1										
es	凯	▶ <b>i_instr[31:0]</b>	00100000000	00000000	0001001000111010	00000000	0010000000010	0001000000010	0001010000010	0000100000010	1000110000010	1010110000010	(0010000000010)
Source Files	1111	o_dec_aluop[1:	00	00	1	Þ	00	01	11	K	0	D	<b>===</b>
Sour		i_dec_opcode[5	001000		000000		001000	000100	000101	000010	100011	101011	001000
<u>@</u>		i_acu_funct[5:0]	000000					000	000				×
_													

0	0.0008 ms								
0 0 0 0 0 1 1 1									
0 0 0 0 1 1 1									
0 0 1									
0									
1									
1									
1									
0010		0010		0010	0110	0001	*	0010	
0									
1									
10101100000 100	001 1010110000010	0010000000010	0000000000010	0010000000010	0001000000010	0001010000010	0000100000010	1000110000010	10101100000
1: 00	00		10	00	01	11	K	00	
[5 101011 100	101011	001000	000000	001000	000100	000101	000010	100011	101011
0 100010	000000		100000	100010	100100	100101	101010	100000	100010
e	0 1 101011000000 10	0	0	0	0	0	0 1 0001100000 10001 1010110000010 00100000000	0	0 1 000100000010 001010000010 001010000010 001010000010 0001010000010 0001010000010 0001010000010 0001010000010 000100000010 0001010000010 0001010000010 0001010000010 0001010000010 0001010000010 0001010000010 0001010000010 0001010000010 0001010000010 0001010000010 000101000000010 00010100000000