### Specifications

### (Single Cycle Implementation)

Instruction Memory

Instruction Size : 16 bits

Address line (PC) : 10 bits

Data Memory

Data Width : 8 bits

Address Width : 8 bits

ALU:

8bit ALU Supporting Addition, Subtraction, OR, AND, XOR and Shift operation

• Register File :

R0-R7 Registers : 8 bits each

Instructions Supported:

ADD, ADDI, SUB, AND, OR, XOR, Shift Left, Shift Right,

LOAD, LOADI, STORE, JUMP, JUMPZ, RET and NOP


1 Interrupt Support

### Instruction Set

Instructions	ADD SUB ADDI OR XOR AND SHIET FET SHIET BICHT	LOAD LOADI STORE	JUMP JUMPZ	RET NOP
Instruction Type	R-Type Instruction	Memory Reference Instruction	Branching Instruction	Miscellaneous

# R-Type Instruction

ADD, SUB, AND, OR, XOR R Type :-



#### Field Description:

1. Opcode: 5 bits field:

Bit(15:14):10

Bit (13:11): Functional Field:- 3 bit field to describe the

operation to be performed.

Rd: 3 bit field for destination register
 Rs2,Rs1: 3 bit field for two source register.

OPERATION	ADD	SUB	AND	OR	XOR
FUNC. FIELD Bit (13:11)	000	001	011	100	010

# R-Type Instruction

#### R Type:-

**ADDI:** Add Immediate Instruction

OPCODE	DATA MSB	Rd	RS	DATA LSB
	1 3	131	131	121

#### Field Description:


1. Opcode: 2 bits = 11

Data MSB: 3 bit field for immediate data MSB
 Rd: 3 bit field for destination register
 Rs: 3 bit field for source register.
 Data LSB: 5 bit field for immediate data LSB

# R-Type Instruction

#### R Type :-

#### SHIFTLEFT, SHIFTRIGHT



#### Field Description:

1. Opcode: 5 bits field:

Bit(15:14):01

Bit (13:11): Functional Field:- 3 bit field to describe the

operation to be performed.

Rd: 3 bit field for destination register
 Rs: 3 bit field for two source register.
 Data: bit field for data amount at whi

**Data**: bit field for data amount at which the shift should occur, last 3

bits is used

OPERATION	Shift Left	Shift Right
FUNC. FIELD Bit (13:11)	101	110

# Memory Reference Instruction

### Memory Reference Type :-

LOAD, LOADI

OPCODE	Rd	DATA
	<b>←</b> 3 <b>+</b>	8

#### Field Description:

1. Opcode: 5 bits field:

Bit(15:14):00

Bit (13:11): Functional Field:- 3 bit field to describe the

operation to be performed.

Rd: 3 bit field for destination register
 Data: 8 bit field: For LOAD: 8 bit

Data: 8 bit field: For LOAD: 8 bit address

For LOADI :- 8 bit data

OPERATION	LOAD	LOADI
FUNC. FIELD Bit (13:11)	101	100

# Memory Reference Instruction

### Memory Reference Type :-

STORE: To store the data from register to the data memory

ADDRESS LSB	1 2
RS	<b>←</b> 3 <b>→</b>
ADDRESS MSB	<b>←</b> 3 <b>←</b>
OPCODE	12


#### Field Description:

- 1. **Opcode**: 5 bits(00 011)
- 2. Address MSB:3 bit field for Address Location MSB
- Address LSB: 5 bit field for Address Location LSB 3. RS: 3 bit field for source register 4. Address LSB: 5 bit field for Add

# Branching Instruction

#### **Branch Type:-**

JUMPZ (Conditional Jump if zero flag set in ALU) JUMP (Unconditional Jump)



# Field Description:

1. Opcode: 5 bits field: Bit(15:14):01

Bit (13:11): Functional Field:- 3 bit field to describe

the operation to be performed.


2. Address: 10 bit field for Address Location

OPERATION	JUMP	JUMPZ
FUNC. FIELD Bit (13:11)	111	110

# Miscellaneous Instruction

#### Miscellaneous:-

- To return from the interrupt.
- Used at the end of ISR to resume operation after interrupt




**NOP:** No operation



#### Field Description:

1. Opcode: 5 bits(00 000)

#### RISC-CPU



Data memory write

Mem\_write\_en

enable signal

#### RISC CPU


```
data memory_read : in std logic_vector(7 downto 0); ---read data from data memory
                                                                                                                                                                                                                                                                             --- to instruction memory
                                                                                                                                                                                                                                                instruction : in STD LOGIC VECTOR (15 downto U); --- from instruction memory
                                                                                                                                                                                                                                                                                                                                                                                                                   -- to data memory
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : out std_logic_vector(7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                        : out std_logic_vector(7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             : out std_logic_vector(7 downto 0)
                                                                                                                                                                                                                                                                         : out STD LOGIC VECTOR (9 downto 0);
                                                                                                                                                                                                                 --- Instruction Memory related-
                                                                                                                                                                                                                                                                                                                                                                                                               : out STD LOGIC;
                                                                                                                                                                                                                                                                                                                                 -data memory related-
                                                                                                                                                            interrupt : in STD LOGIC;
                                                                              entity RISC_CPU is
Port ( clk : in STD_LOGIC;
                                                                                                                                     rst : in STD LOGIC;
                            use IEEE.STD LOGIC 1164.ALL;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               mem_write_data
                                                                                                                                                                                                                                                                                                                                                                                                                                                                    mem write add
                                                                                                                                                                                                                                                                                                                                                                                                                 mem write en
                                                                                                                                                                                                                                                                                                                                                                                                                                        mem read add
                                                                                                                                                                                                                                                                             Pc value
library IEEE;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            );
end RISC CPU;
```

```
| architecture Behavioral of RISC_CPU is | component Interrupt_Synchr is | Port ( Clk : in STD_LOGIC; | Reset : in STD_LOGIC; | Interrupt : in STD_LOGIC; | Component Controller and decoder is | Port ( clk : in STD_LOGIC; | Instruction_temp : in STD_LOGIC; | Int_Syn_Pulse : in STD_LOGIC; | Int_Syn_Pulse : in STD_LOGIC; | PC_Sel_Control : out STD_LOGIC; | PC_Int_Save : out STD_LOGIC; | PC_Int_Save : out STD_LOGIC; | ALU Op_Sel : out STD_LOGIC; | Reg_Write_En : out STD_LOGIC; | Reg_Write_En : out STD_LOGIC; | Memory_Write_En : out STD_LOGIC; | end Component; |
```

#### RISC CPU

```
Instruction_temp => instruction (15 downto 11),
                                                                                                                                            Int_Syn_Pulse => temp_int_syn_pulse,
                                                                                                                                                                                                                                                                                                                                                               Reg_Write_En => temp_reg_write_en,
                                                                                                                                                                                                                                                       PC_Sel_Control => temp_pc_mux_sel
                                                                                                                                                                                                                                                                                                                                                                                                 Memory Write En => mem_write_en);
                                                                                                                                                                                                                                                                                         PC_Int_Save => temp_pc_int_save,
                                                                                                                                                                                                                                                                                                                         ALU_Op_Sel => temp_alu_cntrl_sel,
                                       -- input signals of controller
                                                                                                                                                                                                                       --output signals of controller
                                                                          clk => clk, reset => rst ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                alu_cntrl_sel => temp_alu_cntrl_sel,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     data_memory_read=>data_memory_read,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      pc_int_save => temp_pc_int_save,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           reg_write_en =>temp_reg_write_en,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              pc_mux_Sel => temp_pc_mux_sel ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     mem write data=>mem write data,
|uut2 : Controller and decoder port map (
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             Imm Load Addr =>mem read add,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                         port map ( clk => clk,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             Store Addr => mem_write_add,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 Instruction=>Instruction,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   --from Controller-
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      -- from memory-
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     pc =>Pc_value
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                -- to memory-
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 rst =>rst,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                            uut3: data path
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  end Behavioral;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             clk => clk , reset => rst , interrupt => interrupt
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       int_syn_pulse => temp_int_syn_pulse);
                                                                                                                                                                                                                                                                                                                                                                                       data_memory_read: in std_logic_vector(7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                              Imm Load Addr : out STD LOGIC VECTOR (7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 mem_write_data: out std_logic_vector(7 downto 0);
                                                                                                                                                                                                                                                                            pc_mux_Sel : in STD_LOGIC_VECTOR (1 downto 0);
alu_cntrl_sel : in STD_LOGIC_VECTOR (2 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 Store Addr : out SID LOGIC VECTOR (7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                signal temp_alu_ontrl_sel :std_logic_vector(2 downto 0);
signal temp_pc_int_save : std_logic;
                                                                                                                             Instruction: in std_logic_vector(15 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           signal temp pc mux sel : std logic vector(1 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        uutl : Interrupt_Synchr port map ( --input signals
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      pc : out SID LOGIC VECTOR (9 downto 0)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                -- output signa
                                                                                                                                                                                                  reg_write_en : in STD_LOGIC;
                                                                                                                                                                                                                                          pc int save : in std logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           signal temp_reg_write_en : std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        signal temp int syn pulse : std logic;
                                                     Port ( clk : in SID LOGIC;
                                                                                             rst : in SID LOGIC;
                                                                                                                                                                       -- from Controller-
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              -- interrupt block signal
                                                                                                                                                                                                                                                                                                                                                       --from memory-
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              end component data_path;
       component data path is
```

#### Data Path



### Data Path Module

```
signal temp RegRaddr, temp_RegBaddr, temp_write_Reg_addr : STD_LOGIC_VECTOR (2 downto 0);
                                                                                                                                                                                                         signal temp_Imm_Load_Addr, temp_data_imm: STD_LOGIC_VECTOR (7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        Reg_Write_Mux_Sel : out STD_LOGIC_VECTOR(1 downto 0));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       Write_Reg_Addr : out SID_LOGIC_VECTOR (2 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            Imm Load Addr : out SID LOGIC VECTOR (7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             PC_Int_save : in Std_logic;
PC_Sel_Control : in STD_LOGIC_VECTOR (1 downto 0);
                                                                                                                                                                                                                                                  signal temp_reg_write_mux_sel: STD_LOGIC_VECTOR(1 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 PC_Jump_Addr : out STD_LOGIC_VECTOR (9 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                Port (Instruction: in SID_LOGIC_VECTOR (15 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           PC_Jump_Addr : in SID_LOGIC_VECTOR (9 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           Store Addr : out SID LOGIC VECTOR (7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     RegA Addr : out STD LOGIC VECTOR (2 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           RegB Addr : out STD LOGIC VECTOR (2 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                Data_Imm : out SID_LOGIC_VECTOR (7 downto 0);
                                                                                                                           signal temp_pc_jump_addr :STD_LOGIC_VECTOR (9 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  PC : out SID_LOGIC_VECTOR (9 downto 0));
                                                                                                                                                                                                                                                                                                                                           : std logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            PC Jump Sel : out SID LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ALU Mux Sel : out SID LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       PC_Jump_Sel : in SID_LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      :out std_logic;
                                                                                                                                                                    signal temp_pc_branch_sel :std_logic;
                                                                                                                                                                                                                                                                                        signal temp_ALU_Mux_Sel : std_logic;
                                     ---Signal Declaration for Decoding-
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     Reset : in STD LOGIC;
                                                                                                                                                                                                                                                                                                                                    signal temp_zero, temp_ALU_Valid
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         Zero : in STD_LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            Port ( Clk : in STD_LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   component Program Counter is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end component Decoding;
                                                                                                                                                                                                                                                                                                                                                                                                                             component Decoding is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ALU Valid
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 end component;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      data_memory_read: in std_logic_vector(7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     Imm_Load_Addr : out SID_LOGIC_VECTOR (7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                          alu_cntrl_sel : in STD_LOGIC_VECTOR (2 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                mem write data: out std logic vector (7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       signal temp_Write_Reg_Data : std_logic_vector (7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              Store_Addr : out STD_LOGIC_VECTOR (7 downto 0);
                                                                                                                                                                                                                                                                                                                                           pc_mux_Sel : in STD_LOGIC_VECTOR (1 downto 0);
                                                                                                                                                                    Instruction: in std_logic_vector(15 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     signal temp_alu_outdata : std_logic_vector (7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    signal alu_mux_sel_out : std_logic_vector (7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   signal temp_RegA_Out : std_logic_vector (7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            signal temp RegB Out : std logic vector (7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   pc : out SID_LOGIC_VECTOR (9 downto 0)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              -- signal declaration for alu mux sel out
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         architecture Behavioral of data path is
                                                                                                                                                                                                                                                      reg_write_en : in STD_LOGIC;
                                                                                                                                                                                                                                                                                                     pc_int_save : in std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 -signal declaration for Register file
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               -- signal declaration for alu output
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 signal Int_zero_restore: std_logic;
                                                                                                                              rst : in STD LOGIC;
                                                                                  Port ( clk : in STD LOGIC
                                                                                                                                                                                                                   -- from Controller-
                                                                                                                                                                                                                                                                                                                                                                                                                                      -- from memory
entity data path is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       end data path;
```

### Data Path Module


```
Write Reg Data => temp Write Reg Data ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   Write Reg Addr => temp write Reg addr ,
                                                                                                                                         PC_Jump_Addr => temp_pc_jump_addr,
PC_Jump_Sel => temp_pc_branch_sel ,
                                                                                                                                                                                                                                             PC_Sel_Control => pc_mux_Sel ,
                                                                                                                                                                                                              PC Int save => pc int save ,
                                                                                                                                                                                                                                                                                                                                                                                                                                RegA Addr => temp RegAaddr ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      RegA Out => temp RegA Out ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           RegB Out => temp RegB Out);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               data_output => temp_alu_outdata);
                                                                                                                                                                                                                                                                                                                                                                                                                                                            RegB_Addr => temp_RegBaddr
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  Write En => reg_write_en ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           dut3 : ALU MUX port map ( ALU MUX SEL => temp alu mux sel
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  Int Restore => Int zero restore,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         alu_op_sel => alu_cntrl_sel,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        data_in2 => alu_mux_sel_out
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             RegB Out => temp_RegB_Out ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               Data Imm => temp data imm ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 data_inl => temp_RegA_Out ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   Reg B => alu mux sel out);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ALU Valid=>temp ALU Valid,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             zero_flag => temp_zero ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              Int_save => pc_int_save,
                                                                                                               Reset => rst ,
                                                                        dut1 : Program Counter port map (Clk => clk ,
                                                                                                                                                                                                                                                                                                                                                             |dut2 : Register_File port map ( Clk => clk ,
                                                                                                                                                                                                                                                                                    PC => pc);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               Reset => rst,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |dut4 : ALU unit port map( Clk => clk ,
                                         begin
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         Data_Imm : in STD_LOGIC_VECTOR (7 downto 0); --Immediate data extracted from the instruction
                                                                                                                                                                             --Write register address
                                                                                                                                                                                                              --Register Write enable
                                                                                                                                         -- RegB address to read
                                                                                                       -- RegA address to read
                                                                                                                                                                                                                                                --Register A data
                                                                                                                                                                                                                                                                               --Register B data
                                                                                                                                                                                                                                                                                                                                                                                                                                                       RegB_Out : in STD_LOGIC_VECTOR (7 downto 0); -- Register File 2nd input
                                                                     --data to write
                                 --Clk input
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             Reg B : out SID LOGIC VECTOR (7 downto 0)); -- 2nd input of ALU
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     write_reg_data :out SID_LOGIC_VECTOR (7 downto 0));
                                                              Write_Reg_Data : in STD_LOGIC_VECTOR (7 downto 0);
                                                                                                                                                                     Write_Reg_Addr : in STD_LOGIC_VECTOR (2 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                memory_out : in STD_LOGIC_VECTOR (7 downto 0);
imm_load : in STD_LOGIC_VECTOR (7 downto 0);
reg_write_mux : in STD_LOGIC_VECTOR (1 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               in STD_LOGIC_VECTOR (7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     data_output : out STD_LOGIC_VECTOR (7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      alu_op_sel : in STD_LOGIC_VECTOR (2 downto 0));
                                                                                                                                                                                                                                                                          RegB_Out : out STD_LOGIC_VECTOR (7 downto 0));
                                                                                                    RegA_Addr : in STD_LOGIC_VECTOR (2 downto 0);
                                                                                                                                      RegB Addr : in STD LOGIC VECTOR (2 downto 0);
                                                                                                                                                                                                                                           RegA_Out : out STD_LOGIC_VECTOR (7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               data_in1 : in STD_LOGIC_VECTOR (7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              data_in2 : in STD_LOGIC_VECTOR (7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : In std logic;
                                                                                                                                                                                                                                                                                                                                                                                                                   Port ( ALU_MUX_SEL : in STD_LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Clk, Reset : in std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            in std logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       zero flag : out STD LOGIC;
                                                                                                                                                                                                         Write En : in STD LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                Int_Save, Int_Restore
                                 Port ( Clk : in SID LOGIC;
component Register_File is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  component reg_write_mux is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ALU_Valid
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     component ALU unit is
                                                                                                                                                                                                                                                                                                                                                                                       component ALU MUX is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 Port ( ALU out :
                                                                                                                                                                                                                                                                                                                      end component;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    end component;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             end component;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 end component;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             Port
```

### Data Path Module

```
write_reg_data => temp_Write_Reg_Data ) ;
                                                                                                                          req_write_mux => temp_req_write_mux_sel
                                                                                    imm load => temp_Imm_Load_Addr ,
                                                        memory out => data memory read,
dut5 : reg write mux port map ( ALU out => temp alu outdata ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     Reg_Write_Mux_Sel =>temp_Reg_Write_Mux_Sel
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     mem_write_data<=temp_RegA_Out;
Int_zero_restore<=pc_mux_Sel(1) and pc_mux_Sel(0);
Imm_Load_Addr <=temp_Imm_Load_Addr;</pre>
                                                                                                                                                                                                                                                                                                                                                                                   Write Reg Addr -> temp Write Reg Addr,
                                                                                                                                                                                                                                                                                                                                                                                                                 Data Imm -> temp_Data_Imm,
Imm_Load_Addr -> temp_Imm_Load_Addr,
Store_Addr -> Store_Addr,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    PC Jump Sel => temp pc branch sel,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    PC Jump Addr =>temp_PC Jump_Addr,
ALU Mux Sel => temp_ALU Mux_Sel,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      => temp ALU Valid,
                                                                                                                                                                                                                                                    Instruction =>Instruction,
                                                                                                                                                                                                                                                                                                                   Regh Addr =>temp_ReghAddr,
                                                                                                                                                                                                                                                                                                                                                    RegB_Addr =>temp_RegBAddr,
                                                                                                                                                                                                                                                                                  Zero =>temp_Zero,
                                                                                                                                                                                                                     duté: Decoding port map (
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ALU Valid
```

-end Behavioral;

# Functional Units



### ALU Design Code

```
alu_op_sel : in STD_LOGIC_VECTOR (no_bit-1 downto 0));
                                                                                                                                                                                                                                  data_output : out STD_LOGIC_VECTOR (size-1 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               signal zero_f3,zero_f2,zero_f1,zero_temp,zero_buff: std_logic;
                                                                                                                                                            data_inl : in STD_LOGIC_VECTOR (size-1 downto 0);
                                                                                                                                                                                             data_in2 : in STD_LOGIC_VECTOR (size-1 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              signal data_out : std_logic_vector (size-1 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    zero_f3<=zero_buff when Int_Restore='1' else zero_f2;
                                                                                                                              : In std logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              zero_f2<=zero_f1 when ALU_Valid='1' else zero_temp;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                zero_f1 <= '1' when (data_out="00") else '0';
                                                         Port ( Clk, Reset : in std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                           architecture Behavioral of ALU unit is
                                                                                                                                                                                                                                                                      zero_flag : out STD_LOGIC;
                                                                                                  :in std logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            if (clk'event and clk='1') then
                                                                                                                           Int Save, Int Restore
                                no_bit : integer := 3);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    zero temp<=zero f3;
generic(size : integer := 8;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                zero_temp<='0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             if (Reset='1') then
                                                                                                  ALU Valid
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         end process;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           process (clk)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         end if;
```


```
data_out <= data_in1 + (not(data_in2) + 1);</pre>
                                                                                                                                                                                                                                                                                                                                                         process (data_inl , data_in2 , alu_op_sel)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  data_out <= data_inl xor data_in2 ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               data_out <= data_inl and data_in2;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          data_out <= data_in1 + data_in2 ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       data_out <= data_inl or data_in2;
                                        if (clk'event and clk='1') then
                                                                                                                                       if(Int_Save='1') then
                                                                                                                                                                zero buff <= zero temp;
                                                                                          zero buff<='0';
                                                                   if (Reset='1') then
                                                                                                                                                                                                                                                                                                                                 data output <= data out;
                                                                                                                                                                                                                                                                                                             zero_flag<=zero_temp;
                                                                                                                                                                                           end if;
                                                                                                                                                                                                                                                                                                                                                                                                                                case alu op sel is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       when "100" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      when "001" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             when "010" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  when "011" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 «hen "0000" =>
                                                                                                                                                                                                                  end if;
process (clk)
                                                                                                                                                                                                                                                                 end process;
```

### ALU Design Code

```
data_out <= "000000" & data_ini(7 downto 6):
                                                                                                                                                                                                                                                                                                                                                                 data_out <= "000000" & data_ini(7 downto 5)
                                                                                                                                                                                                                                                                                                        data out <= "0000" & data in1 (7 downto 4)
                                                                                                                                                                                                                                                   data out <- "000" & data in1 (7 downto 3);
                                                                                                                                      '0' & data_in1(7 downto 1);
                                                                                                                                                                                         data_out <= "00" & data_in1(7 downto 2);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        data_out <= "00000000" & data_inl(7);
                                                                                  data_out <= data_ini(7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 data_out <= (others => '0');
                             case data_in2 (2 downto 0) is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    data_out <- (others -> '0');
                                                                                                                                          data out <=
                                                         when "0000" =>
                                                                                                                                                                  when "010" =>
                                                                                                                                                                                                                                                                                when "100" ->
                                                                                                                                                                                                                                                                                                                                       when "101" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                  when "!!!" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      when others =>
                                                                                                            when "001" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          when others ->
when "110" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       end Behavioral;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             end process;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            data out <= data in1(1 downto 0) & "0000000";
                                                                                                                                                                                                                                                                                                                                                                                                                              data out <= data ini(2 downto 0) & "COCOOO";
                                                                                                                                                                                                                                                                                                                                                                 data out <= data inl(3 downto 0) & "00000";
                                                                                                                                                                                                                                                                                                  data_out <= data_inl(4 downto 0) & "CCO";
                                                                                                                                                                                                                                    data out <= data inl(5 downto 0) & "00";
                                                                                                                                                                   data out <= data ini(6 downto 0) & '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           data out <= data inl(0) & "00000000";
                                                                                                       data out <= data inl(7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          data_out <= (others => '0');
                                        case data in2(2 downto 0) is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          men others ⇒
                                                                                                                                                                                                                                                                                                                                  nen "100" =>
                                                                                                                                                                                                                                                                                                                                                                                             vhen "101" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                             men "110" =>
                                                                                                                                    vhen "001" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            men "1111" =>
                                                                       when "000" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           end case;
       when "101" =>
```

```
ALU MUX Design Code
                                                                                                                                                                                                                                                                                                                                                                                                              RegB_Out : in SID_LOGIC_VECTOR (7 downto 0); -- Register File 2nd input
Data_Imm : in SID_LOGIC_VECTOR (7 downto 0); --Immediate data extracted from the instruction
Reg_B : out SID_LOGIC_VECTOR (7 downto 0)); -- 2nd input of ALU
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         :Immediate data extracted from the instruction
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               : Control signal from controller
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       Reg_B<= Data_Imm when AIU_MUX_SEL = 11' else
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            : Register File 2nd input
                                                                                                                                                                                                                                                                                                                                                                                      Port ( ALU MUX SEL : in STD LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 architecture Behavioral of ALU MUX is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   and input of ALU
                                                                                                                                                                                                                                                                      use IEEE.SID LOGIC 1164.ALL;
                                                                                                                                                                                                                                                                                                                                                          entity ALU NUX is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            -end Behavioral;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ]--ALU MUX SEL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         end ALU MUX;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         -- Data Imm
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 --Reg B
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   begin
```

# Functional Units




- Eight 8 bit Registers.
- Read is always Transparent
- Write only on clock edge controlled by the Write\_Enable signal

### Register File Code

```
No reset value... Registeres can be initiated using Load and Load! instructions
                                                                                                                                                                                                                                                                                                                            --Write register address
                                                                                                                                                                                                                                                                                                                                                              -- Register Write enable
                                                                                                                                                                                                                                                                                          -- RegB address to read
                                                                                                                                                                                                                                                       -- Rega address to read
                                                                                                                                                                                                                                                                                                                                                                                                 --Register A data
                                                                                                                                                                                                                                                                                                                                                                                                                                   -- Register B data
                                                                                                                                                                                                                   data to write
                                                                                                                                                                                --Clk input
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  meml(to integer(unsigned(Write_Reg_Addr ))) <-Write_Reg_Data;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              type ramtype is array (7 downto 0) of std_logic_vector(7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      --if(Reset-'0') then No reset value...Registeres can by --- mem1<=((others=> (others=>'0'))); ---initialized to 0
                                                                                                                                                                                                             Reite_Red_Data : in STD_LOGIC_VECTOR (7 downto 0);
RegA_Addr : in STD_LOGIC_VECTOR (2 downto 0);
RegB_Addr : in STD_LOGIC_VECTOR (2 downto 0);
                                                                                                                                                                                                                                                                                                                       Write_Reg_Addr : in STD_LOGIC_VECTOR (2 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                              Regalout : out STD LOGIC VECTOR (7 downto 0); RegBlout : out STD LOGIC VECTOR (7 downto 0));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                RegA_Out<= mem1(to_integer(unsigned(RegA_Addr )));
RegB_Out<- mem1(to_integer(unsigned(RegB_Addr )));</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            architecture Behavioral of Register File is
                                                                                                                                                                                                                                                                                                                                                            Write_En : in STD_LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    if (clk'event and clk-'1') then
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             if (Write En ='1') then
                                                                                                                                                                                Port ( CIR : IN SID LOGIC;
                                  use IEEE.SID LOGIC 1164.ALL;
                                                                    use IEEE.NUMERIC_STD.ALL;
                                                                                                                                           entity Register_File is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             -Write to all regaiter
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      signal meml : ramtype:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        end Register File;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                --- Read Register-
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    end if;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          end Behavioral;
library IEEE;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  process (clk)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              end process;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         end 1f;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       begin
```

# Functional Units

#### Register Write Mux:




Register Write Mux is used to select the data to be written to Register file. ALU\_Output (R Type Instruction) or selected based on the instruction being executed. Reg\_Write\_Mux\_Sel is generated from controller decoder Memory out from data memory(Load Instruction) or Immediate data from instruction (LoadI instruction) is

### Register Write Mux

```
: Select from which source data come in the register
                                                                                                                                                                                                                                                            write reg data :out STD LOGIC VECTOR (7 downto 0));
                                                                                                                             ALU_out: in STD_LOGIC_VECTOR (7 downto 0); nemory_out: in STD_LOGIC_VECTOR (7 downto 0); imm_load: in STD_LOGIC_VECTOR (7 downto 0); reg_write_mux: in STD_LOGIC_VECTOR (1 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                              -- memory out : Data in registers come from Data Memory
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              when red_write_mux ="00" else
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           memory_out when reg_write_mux ="01" else
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           when reg_write_mux -"10" else
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  come immediately
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             --write_reg_data : write the data in the registers
                                                                                                                                                                                                                                                                                                                                                                                                                              . Data in register come from ALU
                                                                                                                                                                                                                                                                                                                                                                                              -- Data in registers from 3 different sources
                                                                                                                                                                                                                                                                                                                                                                 architecture Behavioral of reg_write_mum is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : Data in registers
                                  use IEEE.SID LOGIC 1164.ALL;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               imm load
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ALU out;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                write_red_data<= ALU_out
                                                                                                entity reg_write_mux is
                                                                                                                               Port ( ALU_out :
                                                                                                                                                                                                                                                                                                    end reg write max;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 --reg write mux
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                -- 1mm load
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               end Behavioral
                                                                                                                                                                                                                                                                                                                                                                                                                                -- ALU out
library IEEE;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   pegin
```

# Functional Units




# Program Counter Code

```
---Saving the PC value to intermediate signal-
                                                                                                                                                                                                                                                                                                                                                                                                                                                             pc_save_buff<= (Others=>'0');
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             pc_save_buff<=PC_Temp2;
                                                                                                                                PC_Temp2<=(others =>'0');
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 if (PC_int_save='1') then
                                                                            if (clk'event and clk='1') then
                                                                                                                                                                                                                                                                                                                                                                                                        if (Clk'event and Clk='1') then
                                                                                                                                                                                    PC Temp2<=PC Temp1;
---Program Counter part
                                                                                                      if (Reset='1') then
                                                                                                                                                                                                                                                                                                                                                                                                                                      if (Reset='1') then
                      process (clk, Reset)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         end if;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 end Behavioral;
                                                                                                                                                                                                                                                                                                  PC<=PC Temp2;
                                                                                                                                                                                                                                                                        end process;
                                                                                                                                                                                                                                                                                                                                                        process (clk)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           end process;
                                                                                                                                                                                                                  end if;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       end if;
                                                                                                                                                                else
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               else
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 end if;
                                                                                                                                                                                                                                                end if;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ..00.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 "10"
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       "10"
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ---Restoring saved PC state
                                                                                                                                                                                                                                                                                                                                                                                                                                                                   signal Pc_Temp, Pc_Temp1, PC_Temp2, pc_save_buff: std_logic_vector(9 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         Pc_Temp1 <= b"00000000000000" when PC_Sel_Control="00" else ----reset PC_Value
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       PC_Temp when PC_Sel_Control="01" else ----Normal operation
b"110000000000" when PC_Sel_Control="10" else ---Interrupt State
                                                                                                                                                                                                                                                                                                  PC_Sel_Control : in STD_LOGIC_VECTOR (1 downto 0);
                                                                                                                                                                                                                  PC_Jump_Addr : in STD_LOGIC_VECTOR (9 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           <= Pc_Jump_Addr when PC_Jump_Sel ='1' else
                                                                                                                                                                                                                                                                                                                          PC : out STD LOGIC VECTOR (9 downto 0));
                                                                                                                                                                                                                                                                                                                                                                                                              architecture Behavioral of Program Counter is
                                                                                                                                                                                                                                              PC_Jump_Sel : in STD_LOGIC;
                                                                                                                                                                                                                                                                        PC_Int_save : in Std_logic;
                                                      use IEEE.std_logic_unsigned.ALL;
use IEEE.NUMERIC_STD.ALL;
                                                                                                                                                                                        Reset : in STD_LOGIC;
                                                                                                                                                                Port ( Clk : in STD_LOGIC;
                            use IEEE.SID LOGIC 1164.ALL;
                                                                                                                                    entity Program_Counter is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               pc_save_buff;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       Pc Temp2+1;
                                                                                                                                                                                                                                                                                                                                                          end Program Counter;
  library IEEE;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             Pc_Temp
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           begin
```

# Interrupt Pulse Detector Code

```
architecture Behavioral of Interrupt_Synchr is
                                                                                                                                                                                                                                                                                                            elsif (Interrupt'event and Interrupt='1') then
                                                                     Int_Syn_Pulse : out_STD_LOGIC);
end Interrupt_Synchr;
entity Interrupt_Synchr is
Port ( Clk : in STD_LOGIC;
Reset : in STD_LOGIC;
Interrupt : in STD_LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        elsif(clk'event and clk='1') then
                                                                                                                                                     Signal I, II, I2, I3 : std_logic;
                                                                                                                                                                                                                                   process (Interrupt, Reset)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           Int_Syn_Pulse<=12 xor 13;
                                                                                                                                                                                                               --Pulse to level signal-
                                                                                                                                                                                                                                                                      if (Reset='1') then
                                                                                                                                                                                                                                                                                                                                                                                                        process (clk, Reset)
                                                                                                                                                                                                                                                                                                                                                                                                                              begin
if (Reset='1') then
                                                                                                                                                                                                                                                                                                                                                                                     ---Synchronizer
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  end Behavioral;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                   11<='0';
                                                                                                                                                                                                                                                                                                                                                                      end process;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  12<='0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       13<='0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end process;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                12<=11;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               13<=12;
                                                                                                                                                                                                                                                                                                                                 I<= not I;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             11<=1;
                                                                                                                                                                                                                                                                                                                                                 end if;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      end if;
                                                                                                                                                                                                                                                                                           I<='0';
                                                                                                                                                                                              begin
```

# Functional Units



Signal  Reg_Write_En  ALU_Mux_Sel  ALU_Valid  PC_Int_Save	No Operation  PC=PC+1  Not a valid ALU operation, Zero flag wont get updated  PC_Save buffer retains the old value	peration  Write data written to destination register in clock edge  2nd Input of ALU from immediate data in instruction  PC=Jump Address valid ALU operation, Zero Indicate Valid ALU operation  ave buffer retains the old  PC_Save_Buff updates with current PC value
Memory_Write_Enable	No Operation	For Store instruction (When user wants to write in the data memory)

Value	00	01	10	7
PC_Sel_Control	Reset Mode	Normal Operation Mode	When Interrupt Comes, PC updates with 0x300	Returning from the Interrupt PC updates with saved PC value from buffer
Reg_Write_Mux_Sel	write_reg_data<= ALU_Out (R Instruction)	write_reg_data<= Memory_Out (Load operation)	write_reg_data<= Imm_Load (LoadI operation)	write_reg_data<= ALU_Out

	Source Register 1 Address to Register File Instruction(7:5)	Source Register 2 Address to Register File Instruction(4:2)	Destination Register Address to Register File Instruction(4:2)	<ul> <li>000: Add Immediate and Add Instruction</li> <li>001: Subtract Instruction</li> <li>010: Xor Instruction</li> <li>011: Or Instruction</li> <li>100: AND Instruction</li> <li>100: AND Instruction</li> <li>101: Shift Left</li> <li>110: Shift Right</li> <li>111: No operation</li> </ul>
Signal	RegA_Addr Source Register	RegB_Addr Source Register	Write_Reg_Addr Destination Reg	ALU_OP_Sel  000: Add Immediate and 001: Subtract Instruction 010: Xor Instruction 011: Or Instruction 100: AND Instruction 101: Shift Left 110: Shift Right 111: No operation

	nemory during Instruction(10:8)&Instruction(4:0)	ADI instruction Instruction(7:0) ress for LOAD	OI Instruction, Instruction(13:11)& Instruction(4:0)
	Write Address to Data memory during store instruction	Immediate Data for LOADI instruction Data Memory Read Address for LOAD Instruction	Immediate Data for ADDI Instruction, input to the ALU Mux
Value Signal	Store_Addr	Imm_Load_Add	DATA_Imm

	Instruction(9:0)
	Address to branch during a JUMP or JUMPZ
Value Signal	PC_Jump_Addr

#### Decoder Code


```
Destination Register
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 Source Register2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              1.1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       1.1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            PC_Jump_Sel <= '1' when Zero='1' and Instruction(15 downto 11)="00111" else
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     "10" when Instruction(15 downto 11)="00100" else
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         Reg_Write_Mux_Sel<= "01" when Instruction(15 downto 11)="00101" else
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      Reg Write Mux Sel : out SID LOGIC VECTOR(1 downto 0));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       Store_Addr <=Instruction(10 downto 8) & Instruction(4 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      '1' when Instruction(15 downto 11)="00110" else
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             Data_Imm <=Instruction(13 downto 11) & Instruction(4 downto 0);
                                                                                                                                                                                            Write Reg Addr : out STD LOGIC VECTOR (2 downto 0);
                                                                                                                                                                                                                                                                              Imm Load Addr : out SID LOGIC VECTOR (7 downto 0);
                                                                                                                                                                                                                                                                                                                                                          PC_Jump_Addr : out SID_LOGIC_VECTOR (9 downto 0);
                                      Port (Instruction: in STD_LOGIC_VECTOR (15 downto 0);
                                                                                                                                                                                                                                                                                                                       Store Addr : out SID LOGIC VECTOR (7 downto 0);
                                                                                                                                                     RegB_Addr : out SID_LOGIC_VECTOR (2 downto 0);
                                                                                                                  RegA Addr : out SID LOGIC VECTOR (2 downto 0);
                                                                                                                                                                                                                                     Data_Imm : out SID_LOGIC_VECTOR (7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ALU_Valid<=Instruction(14) or Instruction(15);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       Write Reg Addr <=Instruction(10 downto 8);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   Imm Load Addr <= Instruction (7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                             PC_Jump_Sel : out SID_LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   PC Jump Addr <=Instruction(9 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                    ALU Mux Sel : out STD LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                                                          :out std logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               architecture Behavioral of Decoding is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        Regal Addr <=Instruction(7 downto 5);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 RegB Addr <=Instruction(4 downto 2);
                                                                            Zero : in SID LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ALU Mux_Sel <=Instruction(14);
                                                                                                                                                                                                                                                                                                                                                                                                                                       ALU Valid
entity Decoding is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               end Decoding;
```

Immediate Data for ADDI and for shiftleft and shiftright only(Insruction(4 downto 0) PC Jump Sel=> 1:for Jump and Succesful JUMPZ , 0:PC won't jump(normal operation) When there is need to write in registers(LOAD:01 and LOADI:10 Instrcution) Immediate Data Memory Address for LOAD and Immediate Data for LOADI Selection of second input of ALU(1:Immediate Data ,0:Register Data) PC Jump Address for JUMP and JUMPZ Instruction Destination Memory Address for STORE

--indicating a valid ALU operation is going on

end Behavioral;

### State Diagram



PC Saving State

PC\_Sel\_Control="11"
PC\_Int\_Save="0"
ALU\_OP\_SEL="111"
Reg\_Write\_En="0"
Memory\_Write\_En="0"

**S**4

PC restoring state

state

#### Description

Relevant Control Signals	PC_Sel_Control="00" PC_Int_Save = '0'	PC_Sel_Control = "01" PC_Int_Save = '0'	PC_Sel_Control="10" PC_Int_Save = '1'	PC_Sel_Control="01" PC_Int_Save = '0'	PC_Sel_Control = "11" PC_Int_Save = '0'
Description	Reset state, where all the control signals will be zero and it will wait here till reset is removed	This is the normal operation state, where PC will be incremented or branched depending on the instruction. State will wait for interrupt to happen	If interrupt occurs, processor comes to this state for context saving of PC and zero flag to buffers	Interrupt service routine (ISR) getting handled and waits for return instruction	PC and Zero flag get restored in this state. Returing from interrupt to main thread
State	08	S1	<b>S</b> 2	83	S4


## Controller And Decoder Code

```
if (Instruction_temp ="000001") then
                                                                                                                                                                                                                                                        if (Int_Syn_Pulse='1') then
                                                                                                                                                                                                                                                                                                                                                                                                                                     PC_Sel_Control <= "10";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               PC_Sel_Control <= "11";
                                                                                                                                                                             PC_Sel_Control <= "01";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            PC_Sel_Control <= "01";
                          next_state<= s1;
                                                                                                                                                                                                                                                                                 next_state<= s2;
                                                                             next_state<= s0;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    next_state <=s3;
                                                                                                                                                                                                                                                                                                                                       next state<=sl;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  next_state<=s4;
 if (reset='0') then
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      PC Int Save <='0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           PC_Int_Save <='0';
                                                                                                                                                                                                       PC_Int_Save <='0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                              PC_Int_Save <='1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                next_state <=sl;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    next_state<= s3;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             end if;
                                                                                                   end if;
                                                                                                                                                                                                                                                                                                                                                              end if;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              when s4=>
                                                                                                                                                        when sl=>
                                                                                                                                                                                                                                                                                                                                                                                                               when 82=>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     when 83=>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             -State 3
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     -State 4
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              FSM_Combinational_Block: process(reset,pr_state,Int_Syn_Pulse,Instruction_temp)
                                           Instruction_temp : in SID_LOGIC_VECTOR (4 downto 0);
                                                                                                                                               PC_Sel_Control : out SID_LOGIC_VECTOR(1 downto 0); PC_Int_Save : out SID_LOGIC;
                                                                                                                                                                                                 ALU Op Sel : out STD LOGIC VECTOR (2 downto 0);
                                                                                                                                                                                                                                                                                                                                 architecture Behavioral of Controller and decoder is
                                                                                                                                                                                                                                                  Memory_Write_En : out STD_LOGIC);
                                                                                                                                                                                                                              Reg Write En : out STD LOGIC;
                                                                                              Int_Syn_Pulse : in STD_LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                             signal pr_state, next_state : state;
                                                                   reset : in SID_LOGIC;
entity Controller and decoder is
                                                                                                                                                                                                                                                                                                                                                                                  type state is (s0,s1,s2,s3,s4);
                    Port ( clk : in SID_LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          PC_Sel_Control <= "00";
PC Int Save <="0";</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  pr_state<=next_state;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   if (clk'event and clk='1') then
                                                                                                                                                                                                                                                                               end Controller and decoder;
                                                                                                                          -Output Signals-
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        if (reset='1') then
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               pr_state<=s0;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      FSM Block: process (clk)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  -- State Registers
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   case pr state is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   when s0 =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 end process;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              end if;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ---State 0
```

## Controller And Decoder Code

```
'I' when Instruction_temp(4 downto 0)="00011" else
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               Instruction_temp(2 downto 0)="100" else
                                                                                                                                                                                                                                                                                                                                                                                                                                                                  Instruction_temp(2 downto 0)="101" or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                Memory_Write_En <= '0' when pr_state=s2 or pr_state=s4 else
                                                                                                                                                                                                                                                                                                                                                                         Reg_Write_En <= '0' when pr_state=s2 or pr_state=s4 else
'1' when Instruction_temp(4)='1' or
Instruction_temp(3)='1' or
                                                                                                                                                                                                                                 ALU_Op_Sel <= "111" when pr_state=s2 or pr_state=s4 else
                                                                                                                                                                                                                                                                                        Instruction_temp(3)='1' else
                                                                                                                                                                                                                                                     "000" when Instruction temp(4)='1' and
                                                                                                                                                                                                                                                                                                                    Instruction_temp(2 downto 0);
                        PC_Sel_Control <= "00";
PC_Int_Save <= "0";
next_state<= 80;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           :01;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           : 01
when others=>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         -end Behavioral;
                                                                                                                                                                        end process;
                                                                                                                                            end case;
```

# Testing of RISC CPU



- To test RISC CPU module, Data Memory (256x8) and Instruction memory(1024x16) was instantiated using distributed simple dual port RAM.
- Instruction Memory is initialized from testbench using program stored in the text file and once initialized reset signal to the RISC CPU is de asserted.

### Top Module

```
data_memory_read : in std_logic_vector(7 downto 0); ---read data from data memory
                                                                                                                                                                                                                        --- to instruction memory
                                                                                                                                                                         instruction : in STD_LOGIC_VECTOR (15 downto 0); ---from instruction memory Pc_value : out STD_LOGIC_VECTOR (9 downto 0); --- to instruction memory
                                                                                                                                                                                                                                                                                                                               --- to data memory
                                                                                                                                                                                                                                                                                                                                                                                          : out std_logic_vector(7 downto 0);
                                                                                                                                                                                                                                                                                                                                                           : out std_logic_vector(7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                           mem_write_data : out std_logic_vector(7 downto 0)
                                                                                                                                                  --- Instruction Memory related-
                                                                                                                                                                                                                                                                                                                            : out SID LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         dpra : IN SID_LOGIC_VECTOR(9 DOWNTO 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              dpra : IN SID_LOGIC_VECTOR(7 DOWNTO 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   dpo : OUT SID LOGIC VECTOR (15 DOWNTO 0)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          dpo : OUT SID LOGIC VECTOR (7 DOWNTO 0)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             d : IN SID LOGIC VECTOR (15 DOWNTO 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               d : IN SID LOGIC VECTOR (7 DOWNTO 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 a : IN SID_LOGIC_VECTOR (7 DOWNTO 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              a : IN SID LOGIC VECTOR (9 DOWNTO 0);
                                                                                                                                                                                                                                                         --- data memory related
                                                                                                              interrupt : in STD_LOGIC;
                                      Port ( clk : in STD_LOGIC; rst : in STD_LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                               mem write add
                                                                                                                                                                                                                                                                                                                               mem write en
                                                                                                                                                                                                                                                                                                                                                             mem_read_add
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       CIK : IN SID LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  clk : IN STD LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      end component Risc CPU;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               We : IN SID LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         we : IN SID LOGIC;
| component Risc CPU is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      COMPONENT Instr Mem
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              COMPONENT Data Mem
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           END COMPONENT;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                END COMPONENT;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         signal temp_data_memory_read,temp_mem_read_add,temp_mem_write_add:std_logic_vector(7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               data memory read : out std logic vector(7 downto 0); --read data from data memory
                                                                                                                                                                                                                                                                                                                                                                                                    --- to instruction memory
                                                                                                                                                                                                                                                                                                                                                                   instruction : out STD LOGIC VECTOR (15 downto 0); ---from instruction memory
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             signal temp_men_write_data,temp_ALU_Output:std_logic_vector(7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         : out std_logic_vector(7 downto 0)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  : out std_logic_vector(7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    : out std_logic_vector(7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : out std_logic_vector(7 downto 0)
                                                                                                                                                                                                                                                                                                                                                                                                 : out SID LOGIC VECTOR (9 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        : in SID LOGIC VECTOR (15 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 signal temp_instruction:SID_LOGIC_VECTOR (15 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                     : in STD_LOGIC_VECTOR (9 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                signal temp pc_value :SID_LOGIC_VECTOR (9 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ---ALU Output (just for debugging) --
                                                                                                                                                                                                                                                                                                -- Instruction Memory related
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : out STD LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               -data memory related-
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        architecture Behavioral of RISC Main is
                                                                                                                                                                                                                          interrupt : in STD LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                       : in STD LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            signal Temp men write en:std logic;
                                                                                                                                                                                         rst : in SID LOGIC;
                                                                                                                                                       clk : in STD LOGIC;
                                              use IEEE.STD LOGIC 1164.ALL;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        mem write data
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      mem write add
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     mem read add
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   mem_write_en
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ALU Cutput
                                                                                                                      entity RISC Main is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   Im WD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                       Im WE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end RISC Main;
               library IEEE;
```

#### Top Module

dpo => temp\_data\_memory\_read

we => Temp\_mem\_write\_en,

clk => clk,

dpra => temp\_mem\_read\_add, d => temp\_mem\_write\_data,

a => temp\_mem\_write\_add,

Ul: Data Mem PORT MAP (

```
data memory read <=
                                                                                                                                                                                                                   -end Behavioral;
                                                                                                       mem write data
                                                                                                                               instruction <=
                                                                                   mem write add
                                                              mem read add
                                          mem write en
                                                                                                                                                    Pc value
                                                                                                                                                                                                                                                                                                                                                    data_memory_read => temp_data_memory_read,
                                                                                                                                                                                                                                                                                                                                                                                                                   => temp_mem_write_data
                                                                                                                                                                                                                                                                                                                                                                                                     => temp_mem_write_add,
                                                                                                                                                                                                                                                                                                                                                                     Temp_mem_write_en,
                                                                                                                                                                                                                                                                                                                                                                                   => temp_mem_read_add,
                                                                                                                                                                                                                                                                   temp_instruction,
                                                                                                                                                                                                                                                   --- Instruction Memory related-
                                                                                                                                                                                                                                                                                   temp_pc_value,
                                                                                                                                                                                                                                                                                                                    --data memory related-
                                                                                                                                                                                                                   interrupt,
                                                                                                                                                                                                                                                                                                                                                                      1
                                                                                                                 dpo => temp_instruction
                                                                  dpra => temp_pc_value,
                                                                                                                                                                                                                                                                    instruction =>
                                                                                                                                                                                                                                                                                    ^
                                                                                                                                                                                                                                                                                                                                                                                                                  mem write data
                                                                                                                                                                                                                                                                                                                                                                                                   mem_write_add
                                                                                                                                                                                                                                                                                                                                                                                   mem read add
                                                                                                                                                                                                                   interrupt =>
                                                                                                                                                                                                                                                                                                                                                                      mem write en
                                                                                                                                                               U3: Risc CPU PORT MAP
                                                                                                                                                                                  ( clk =>clk,
                                                                                                                                                                                                   rst =>rst,
                                                                                                                                                                                                                                                                                   Pc_value
                                                                                                 We => IM WE,
                                 a => IM_WA,
d => IM_WD,
                                                                                 clk => clk,
U2: Instr Mem
                 PORT MAP (
```

```
temp_data_memory_read;
                                                                                                                 <= temp mem write data;
                                                                                           temp_mem_write_add;
                                                                    temp mem read add;
                                              Temp_mem_write_en;
                                                                                                                                       temp_instruction;
                                                                                                                                                              temp pc_value;
--ALU Output<=temp ALU Output;
```

## Testing Code

## Sum of first 15 Natural Numbers:-

Main Code

0x0000: NOP

**0x0001**: LOADI R0,00H

0x0002: LOADI R1,00H 0x0003: LOADI R2,15H

0x0004: LOADI R3,01H

(LOOP)

0x0005: ADDI R0,01H

0x0006: ADD R1,R0,R1 0x0007: SUB R2,R2,R3

0x0008: JUMPZ FINISH

0x0009: JUMP LOOP

(FINISH)

0x000A: STORE R1,00H

**0x000B**: NOP

0x000C: LOAD R5,00H

**0x000D**: LOAD R7,03H

**0x000E**: NOP

0x000F: NOP

**0x0010**: JUMP #0EH

#### Interrupt

0x0300: NOP

0x0301: LOADI R5, AA

0x0302: LOADI R6, F0

0x0303: OR R7, R5, R6 0x0304: STORE R7, #03

0x0305: RET

OR, AA and F0 and store in data memory location 03

#### Testbench

```
signal data memory read, mem read add, mem write add, mem write data:std_logic_vector(7 downto 1);
                                                                                                                                                         signal Im WA:SID_LOSIC_VECTOR (9 downto 0):="0000000000";
                                                                                                                                                                                      signal Im_WD:SID_LOGIC_VECTOR (15 downto 0):=x"0000";
                                                             signal instruction:STD LOGIC VECTOR (15 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     --ALU Cutput (just for debugging)
                                                                                              signal Pc_value: STD_LOSIC_VECTOR (9 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        data memory read=>data memory read,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          -Instruction Memory related
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        mem write data =>mem write data
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               mem read add =>mem read add
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              mem write add=>mem write add
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     mem write en =>mem write en
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ALU Output =>ALU Output
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             -data memory related-
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      instruction=>instruction,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 interrupt=>interrupt,
                                   signal mem write en: std logic;
                                                                                                                                                                                                                                                   constant period:time := 20 ns;
                                                                                                                                                                                                                                                                              constant setup: time := 4 ns;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    Pc_value=>Pc_value,
      signal rst : STD LOGIC:='1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           IM WE=> IM WE,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 Im WA=>Im WA,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Im WD=>Im WD,
                                                                                                                                                                                                                                                                                                                                                                                                                                       DUT: RISC Main port map
                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ( cll=>clk,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  rst =>rst
                                                                                                                                                                                                                                                                                                                                                                            begin
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           data_memory_read : out std_logic_vector(7 downto 0); ---read data from data memory
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  --- to instruction memory
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     instruction : out STD_LOGIC_VECTOR (15 downto 0); --- from instruction memory
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                - to data memory
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           : out std_logic_vector(7 downto 0)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    : out std_logic_vector(7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     : out std_logic_vector(7 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 : out std logic vector(7 downto 0)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             : out SID_LOGIC_VECTOR ($ downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       : in SID LOGIC VECTOR (15 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            : in SID LOGIC VECTOR (9 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ----ALU Output (just for debugging)--
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ---Instruction Memory related-
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          : out SID LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ----data memory related---
                                                                                                                                                                                                                                                                                                                                architecture Behavioral of RISC IB is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 interrupt : in STD LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : in STD LDGIC;
                                                                                                                      use IEEE.std_logic_unsigned.ALL;
                                                                                       use ieee. std_logic_textio.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                              rst : in STD LOGIC;
                                                                                                                                                                                                                                                                                                                                                                                                                   clk : in STD_LOGIC;
                          use IEEE.SID LOGIC 1164.ALL;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      mem write data
                                                                                                                                                   use IEEE.NUMERIC_STD.ALL;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 end component RISC Main;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     mem write add
                                                                                                                                                                                                                                                                                                                                                                                         component RISC Main is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                mem write en
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ALU Output
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        mem read add
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                Pc_value
                                                           use std.textio.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            Im WA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         Im WE
Im WD
                                                                                                                                                                                                         entity RISC_IB is
                                                                                                                                                                                                                                          Fort ( );
library IEEE;
                                                                                                                                                                                                                                                                       end RISC TB;
                                                                                                                                                                                                                                                                                                                                                                                                                      Port (
```


#### **Testbench**

```
: text open read_mode is "Instr.txt";
                                                                                                                                                                                                                                                                                                                       : std_logic_vector(15 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              Im_WA<=std_logic_vector(to_unsigned(address, Im_WA'length));</pre>
                                                                                                                                                                                                                                                                                                        : integer;
                                                                                                                                                                                                                                                                                   : line;
                                                                                                                                                                                                                                                                                                                                                                                                                                               while ( not endfile (test_vector)) loop
                                                                                                                                                                                                                                                                                                                                                                                                                                                                   readline (test_vector,row);
                                                                                                wait for (period/2);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           read(row,instr_data);
                                                                                                                                                                                                                                                                                                                                                                                                        wait for (5*period) ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         wait for (2*period);
                                                                                                                                      wait for (period/2);
                                                                                                                                                                                                                                                                                                                       variable instr data
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          read(row, address);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   Im_WD<=instr_data;
Im_WE<='l';</pre>
                                                                                                                                                                                                                                                                                                       variable address
                                                                                                                                                                                                                                                               file test vector
                                                                                                                                                                                                                                                                                                                                                                                   wait for S00ns;
                                  wait for 100ns;
                                                                                                                                                                                                                                                                                 variable row
                                                                                                                                                                               end process;
                                                        cloop: loop
                                                                            C1k<='0';
                                                                                                                   C1k<='1';
                                                                                                                                                           end loop;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               end loop;
                                                                                                                                                                                                                                             process
process
                    begin
                                                                                                                                                                                                                                                                                                                                                                  begin
```

```
Im_WA<="0000000000";
Im_WD<=x"0000";
Im_WE<-'0";
wait for (2*period);
wait for (Period/2- setup);
RSt<='0';
wait for 100 ns;
interrupt<='1';
wait for 3 ns;
interrupt<='0';
wait for 3 ns;
end process;</pre>
```


# Timing Simulation Results

### Interrupt servicing and Return




# Timing Simulation Results

## Store and Load Instruction verification



# Timing Simulation Results

Conditional (JUMPZ) and unconditional JUMP instructions



## Resource Utilization

# Resource Utilization including Data Memory and Instruction Memory

Resource	Utilization	Available	Utilization %
IUT	617	20800	2.97
LUTRAM	416		4.33
ii.	82	41600	0.20
0	89		83.96

### Individual Resource utilization

Name	1 Slice LUTs (20800)	Slice LUTs Slice Registers (20800) (41600)	F7 Muxes (16300)	F8 Muxes (8150)	F7 Muxes F8 Muxes Bonded IOB (16300) (8150) (106)	BUFGCTRL (32)
∨ N RISC_Main	617	82	32	16	89	2
■ U1 (Data_Mem)	09	0	0	0	0	0
I U2 (Instr_Mem)	432	43	32	16	0	0
▼ I U3 (RISC_CPU)	125	31	0	0	0	0
uut1 (Interrupt_Synchr)	2	4	0	0	0	0
uut2 (Controller_and_decoder)	38	5	0	0	0	0
➤ I uut3 (data_path)	85	22	0	0	0	0
I dut1 (Program_Counter)	14	20	0	0	0	0
dut2 (Register_File)	70	0	0	0	0	0
■ dut4 (ALU_unit)		2	0	0	0	0

## Timing Summary

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS): 9.615 ns	9.615 ns	Worst Hold Slack (WHS):	0.007 ns	Worst Pulse Width Slack (WPWS):	8.750 ns
Total Negative Slack (TNS): 0.000 ns	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS); 0.000 ns	0.000 ns
Number of Failing Endpoints: 0	0	Number of Failing Endpoints: 0	0	Number of Failing Endpoints:	0
Total Number of Endpoints: 3330	3330	Total Number of Endpoints:	3330	Total Number of Endpoints:	516

Clock Constraint given 50MHz

All user specified timing constraints are met.

Maximum clock frequency=96.29MHz